Untitled Document
 
Untitled Document
 
You may need to enable or update / install Adobe Flash Player Plug-in to display JPE e-Book in your device properly. If you use Google Chrome, please find information here
> Archives > Current Issues
JPE, Vol. 19, No. 5, September 2019
Comparison of Capacitor Voltage Balancing Methods for 1GW MMC-HVDC Based on Real-Time Digital Simulator and Physical Control Systems
Jun-Min Lee, Jung-Woo Park, Dae-Wook Kang, Jong-Pil Lee, Dong-Wook Yoo, and Jang-Myung Lee
Area High Power Converters
Abstract Modular Multilevel Converter (MMC)-based HVDC power transmission using a real-time simulator is one of the key technologies in power electronics research. This paper introduces the design methodology of a physical MMC-HVDC control system based on a Field-Programmable Gate Array (FPGA), which has the advantage of high-speed parallel operation, and validates the accuracy of MMC-HVDC control when operated with a Real-Time Digital Simulator (RTDS). Finally, this paper compares and analyzes the characteristics of capacitor voltage balancing methods such as Nearest Level Control (NLC), NLC with a reduced switching frequency, and tolerance band modulation implemented on physical control system.
Keyword FPGA,Hardware-in-the-loop simulation,HVDC,Modular-multilevel converter,Real time digital simulator
PDF
Full-text
Untitled Document