Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions
Vol. 18, No. 5, pp. 1523-1535, Sep. 2018
10.6113/JPE.2018.18.5.1523
PDF Full-Text
Abstract
Statistics
Show / Hide Statistics
Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
P. Zhang, H. Fang, Y. Li, C. Feng, "Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions," Journal of Power Electronics, vol. 18, no. 5, pp. 1523-1535, 2018. DOI: 10.6113/JPE.2018.18.5.1523.
[ACM Style]
Peiyong Zhang, Haixia Fang, Yike Li, and Chenhui Feng. 2018. Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions. Journal of Power Electronics, 18, 5, (2018), 1523-1535. DOI: 10.6113/JPE.2018.18.5.1523.