Feasible Power Loss Analysis and Estimation of Auxiliary Resonant DC Link Assisted Soft-Switching Inverter with New Zero Voltage Vector Generation Method


Vol. 2, No. 2, pp. 77-87, Apr. 2002
10.6113/JPE.2001.02.2.77


PDF    

 Abstract

The purpose of this paper is to improve power conversion efficiency of three-phase soft-switching voltage-source inverter with an auxiliary resonant dc link (ARDCL) snubber circuit. Firstly, the operating principle of ARDCL snubber circuit is described. Secondly, this paper proposes an effective generation method of zero voltage vector for three-phase voltage-source soft-switching inverter in which power losses in the ARDCL snubber circuit can be reduced. In particular, zero voltage holding interval in the inverter DC busline can be controlled due to the new generation scheme of zero voltage vector. Thirdly, a simulator for power loss analysis, which includes switching and conduction loss characteristics based on actual system, is developed. The validity of developed simulator is proved with experimental results. Finally, power efficiency of three-phase inverter is estimated according to high carrier frequency by using the simulator.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

M. Kurokawa, C. Y. Inaba, M. Rukonuzzaman, E. Hiraki, Y. Konishi, M. Nakaoka, "Feasible Power Loss Analysis and Estimation of Auxiliary Resonant DC Link Assisted Soft-Switching Inverter with New Zero Voltage Vector Generation Method," Journal of Power Electronics, vol. 2, no. 2, pp. 77-87, 2002. DOI: 10.6113/JPE.2001.02.2.77.

[ACM Style]

Manabu Kurokawa, Claudio Y. Inaba, M. Rukonuzzaman, Eiji Hiraki, Yoshihiro Konishi, and Mutsuo Nakaoka. 2002. Feasible Power Loss Analysis and Estimation of Auxiliary Resonant DC Link Assisted Soft-Switching Inverter with New Zero Voltage Vector Generation Method. Journal of Power Electronics, 2, 2, (2002), 77-87. DOI: 10.6113/JPE.2001.02.2.77.