A Droop Method for High Capacity Parallel Inverters Considering Accurate Real Power Sharing


Vol. 16, No. 1, pp. 38-47, Jan. 2016
10.6113/JPE.2016.16.1.38


PDF    

 Abstract

This paper presents DG based droop controlled parallel inverter systems with virtual impedance considering the unequal resistive-inductive combined line impedance condition. This causes a reactive power sharing error and dynamic performance degradation. Each of these drawbacks can be solved by adding the feedforward term of each line impedance voltage drop or injecting the virtual inductor. However, if the line impedances are high enough because of the long distance between the DG and the PCC or if the capacity of the system is large so that the output current is very large, this leads to a high virtual inductor voltage drop which causes reductions of the output voltage and power. Therefore, the line impedance voltage drops and the virtual inductor and resistor voltage drop compensation methods have been considered to solve these problems. The proposed method has been verified in comparison with the conventional droop method through PSIM simulation and low-scale experimental results.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

D. Kim, K. Jung, K. Lim, J. Choi, "A Droop Method for High Capacity Parallel Inverters Considering Accurate Real Power Sharing," Journal of Power Electronics, vol. 16, no. 1, pp. 38-47, 2016. DOI: 10.6113/JPE.2016.16.1.38.

[ACM Style]

Donghwan Kim, Kyosun Jung, Kyungbae Lim, and Jaeho Choi. 2016. A Droop Method for High Capacity Parallel Inverters Considering Accurate Real Power Sharing. Journal of Power Electronics, 16, 1, (2016), 38-47. DOI: 10.6113/JPE.2016.16.1.38.