Effect of Non-Idealities on the Design and Performance of a DC-DC Buck Converter


Vol. 16, No. 3, pp. 832-839, May  2016
10.6113/JPE.2016.16.3.832


PDF    

 Abstract

In this study, the performance of a direct current (DC)?DC buck converter is analyzed in the presence of non-idealities in passive components and semiconductor devices. The effect of these non-idealities on the various design issues of a DC?DC buck converter is studied. An improved expression for duty cycle is developed to compensate the losses that occur because of the non-idealities. The design equations for inductor and capacitor calculation are modified based on this improved expression. The effect of the variation in capacitor equivalent series resistance (ESR) on output voltage ripple (OVR) is analyzed in detail. It is observed that the value of required capacitance increases with ESR. However, beyond a maximum value of ESR (rc,max), the capacitor is unable to maintain OVR within a specified limit. The expression of rc,max is derived in terms of specified OVR and inductor current ripple. Finally, these theoretical studies are validated through MATLAB simulation and experimental results.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

M. M. Garg, M. K. Pathak, Y. V. Hote, "Effect of Non-Idealities on the Design and Performance of a DC-DC Buck Converter," Journal of Power Electronics, vol. 16, no. 3, pp. 832-839, 2016. DOI: 10.6113/JPE.2016.16.3.832.

[ACM Style]

Man Mohan Garg, Mukesh Kumar Pathak, and Yogesh Vijay Hote. 2016. Effect of Non-Idealities on the Design and Performance of a DC-DC Buck Converter. Journal of Power Electronics, 16, 3, (2016), 832-839. DOI: 10.6113/JPE.2016.16.3.832.