A Compensator for Lateral Current Reduction Applied to Autonomously Controlled UPSs Connected in Parallel

Eduardo Kazuhide Sato; Atsuo Kawamura

A Compensator for Lateral Current Reduction Applied to Autonomously Controlled UPSs Connected in Parallel

Eduardo Kazuhide Sato

Atsuo Kawamura

Vol. 5, No. 4, pp. 312-318, Oct. 2005

10.6113/JPE.2005.5.4.312

uninterruptible power supply (UPS)

independent control

lateral current

parallel connection

PDF

Abstract

This paper presents a compensator for reduction of the reactive lateral current in multiple autonomously controlled uninterruptible power supplies (UPS) connected in parallel. This compensator acts directly on the control equation for voltage amplitude and it provides an improved current distribution especially in the case of parallel connection of UPSs with different output power ratings. Observations show that the original control equation for output voltage amplitude is efficient for voltage regulation but it causes great variation of voltage levels. A compensator with the same structure is added to counterbalance the variation caused by the original control equation. Simulations show promising results with the employment of the proposed compensator. Our simulations are confirmed by experimental results using three UPSs with different output ratings and voltage limiters (1%) connected in parallel under various conditions.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

E. K. Sato and A. Kawamura, "A Compensator for Lateral Current Reduction Applied to Autonomously Controlled UPSs Connected in Parallel," Journal of Power Electronics, vol. 5, no. 4, pp. 312-318, 2005. DOI: 10.6113/JPE.2005.5.4.312.

[ACM Style]

Eduardo Kazuhide Sato and Atsuo Kawamura. 2005. A Compensator for Lateral Current Reduction Applied to Autonomously Controlled UPSs Connected in Parallel. Journal of Power Electronics, 5, 4, (2005), 312-318. DOI: 10.6113/JPE.2005.5.4.312.