Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters

Ebrahim Babaei

Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters

Ebrahim Babaei

Vol. 11, No. 6, pp. 811-818, Nov. 2011

10.6113/JPE.2011.11.6.811

Asymmetric cascaded multilevel inverter

Charge balance control methods

Multilevel inverter

Symmetric cascaded multilevel inverter

PDF

Abstract

Modulation strategies for multilevel inverters have typically focused on synthesizing a desired set of sinusoidal voltage waveforms using a fixed number of dc voltage sources. This makes the average power drawn from different dc voltage sources unequal and time varying. Therefore, the dc voltage sources are unregulated and require that corrective control action be incorporated. In this paper, first two new selections are proposed for determining the dc voltage sources values for asymmetric cascaded multilevel inverters. Then two modulation strategies are proposed for the dc power balancing of these types of multilevel inverters. Using the charge balance control methods, the power drawn from all of the dc sources are balanced except for the dc source used in the first H-bridge. The proposed control methods are validated by simulation and experimental results on a single-phase 21-level inverter.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

E. Babaei, "Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters," Journal of Power Electronics, vol. 11, no. 6, pp. 811-818, 2011. DOI: 10.6113/JPE.2011.11.6.811.

[ACM Style]

Ebrahim Babaei. 2011. Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters. Journal of Power Electronics, 11, 6, (2011), 811-818. DOI: 10.6113/JPE.2011.11.6.811.