Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion

Jules Mace; Gwangyol Noh; Yongjin Jeon; Jung-Ik Ha

Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion

Vol. 19, No. 6, pp. 1449-1457, Nov. 2019

10.6113/JPE.2019.19.6.1449

Stacked voltage domains

Switched-capacitor converter

PDF Full-Text

Abstract

This paper presents two voltage domain stacking topologies for powering integrated digital loads such as multiprocessors or 3D integrated circuits. Pairs of loads and capacitors are connected in series to form a stack of voltage domains. The voltage is balanced by switching the position of the capacitors in one case and the position of the loads in the other case. This method makes the voltage regulation robust to large differential load power consumption. The first configuration can be named the load stacking topology. The second configuration can be named the capacitor stacking topology. This paper aims at proposing and comparing these two topologies. Models of both topologies and a switching scheme are presented. The behavior, control scheme, losses and overall performance are analyzed and compared theoretically in simulation and experiments. Experimental results show that the capacitor stacking topology has better performance with a 30% voltage ripple reduction.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

J. Mace, G. Noh, Y. Jeon, J. Ha, "Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion," Journal of Power Electronics, vol. 19, no. 6, pp. 1449-1457, 2019. DOI: 10.6113/JPE.2019.19.6.1449.

[ACM Style]

Jules Mace, Gwangyol Noh, Yongjin Jeon, and Jung-Ik Ha. 2019. Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion. Journal of Power Electronics, 19, 6, (2019), 1449-1457. DOI: 10.6113/JPE.2019.19.6.1449.