An efficient hybrid digital architecture for space vector PWM method for multilevel VSI

K. G. Anjana; M. Aswini Kumar; Jayanta Biswas; Mukti Barai

An efficient hybrid digital architecture for space vector PWM method for multilevel VSI

Vol. 20, No. 5, pp. 1328-1341, Sep. 2020

10.1007/s43236-020-00120-9

Space vector pulse width modulation (SVPWM)

Voltage source inverter (VSI)

Multilevel inverter

Hybrid digital structure

Abstract

This paper presents an efficient, cost effective design implementation of a hybrid digital architecture for space vector pulse width modulation (SVPWM) method for multilevel inverters (MLIs). The SVPWM method is one of the most popular real time PWM method for three phase voltage source inverter (VSI). The implementation of SVPWM method becomes complex with an increase in the number of levels in a multilevel inverter. The SVPWM method for multilevel inverter is a multitask system. The main constraint when it comes to implementing SVPWM for multilevel inverters is the processing of dwell time computation and the generation of PWM gate signals for all of the switches with an accurate delay. A hybrid hardware structure consisting of a simple low-cost, low-power dsPIC micro controller (dsPIC 30F4011) and a state of the art Field Programmable Gate Array (FPGA) (Cyclone V 5CGXFC5C6F27C7N) is used to implement SVPWM. The proposed hybrid digital architecture utilizes the advantages and resources of the dsPIC and FPGA. The hybrid digital architecture meets the timing constraints of multitasking through synchronization and parallelism. A communication interface between the dsPIC and the FPGA reduces the design complexity. The software overhead for the communication interface remains fixed for any number of levels. The hybrid structure of the digital architecture provides scalability for the SVPWM method with more number of levels in multilevel inverter. The operation of the proposed hybrid digital architecture is experimentally validated with an optimized SVPWM method for a five level VSI. An optimized region identification algorithm and simple dwell time expressions are described for a five level SVPWM. The input DC of the five level VSI is obtained from a differential power processing (DPP) based PV system. Experimental results under different operating conditions are presented.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

K. G. Anjana, M. A. Kumar, J. Biswas, M. Barai, "An efficient hybrid digital architecture for space vector PWM method for multilevel VSI," Journal of Power Electronics, vol. 20, no. 5, pp. 1328-1341, 2020. DOI: 10.1007/s43236-020-00120-9.

[ACM Style]

K. G. Anjana, M. Aswini Kumar, Jayanta Biswas, and Mukti Barai. 2020. An efficient hybrid digital architecture for space vector PWM method for multilevel VSI. Journal of Power Electronics, 20, 5, (2020), 1328-1341. DOI: 10.1007/s43236-020-00120-9.