Generalized switched‑capacitor multilevel inverter topology with self‑balancing capacitors


Vol. 22, No. 9, pp. 1617-1626, Sep. 2022
10.1007/s43236-022-00456-4




 Abstract

This paper presents a switched-capacitor topology with fewer switching components and reduced voltage stresses. The circuit contains eight switches and two capacitors to generate a five-level voltage waveform. This paper provides in-depth descriptions of the structural design, operation, and loss analysis. Inherently self-balanced capacitors are utilized in the proposed topology, which eliminates the need for additional charge balancing circuits and sensors. The control action was implemented using a simple logic-based multicarrier pulse width modulation (PWM) strategy. A brief comparative analysis with state-of-the-art topologies has been presented to demonstrate the merits of the developed topology. Finally, the feasibility and efficacy of the suggested topology have been evaluated using simulation and experimental testing to ensure that it is both feasible and effective.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

K. Jena, C. K. Panigrahi, K. K. Gupta, D. Kumar, N. K. Dewangan, "Generalized switched‑capacitor multilevel inverter topology with self‑balancing capacitors," Journal of Power Electronics, vol. 22, no. 9, pp. 1617-1626, 2022. DOI: 10.1007/s43236-022-00456-4.

[ACM Style]

Kasinath Jena, Chinmoy Kumar Panigrahi, Krishna Kumar Gupta, Dhananjay Kumar, and Niraj Kumar Dewangan. 2022. Generalized switched‑capacitor multilevel inverter topology with self‑balancing capacitors. Journal of Power Electronics, 22, 9, (2022), 1617-1626. DOI: 10.1007/s43236-022-00456-4.