사각형입니다.

https://doi.org/10.6113/JPE.2018.18.2.511

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718



An Improved Active Damping Method with Capacitor Current Feedback


Yi-Wen Geng*, Ya-Wen Qi*, Hai-Wei Liu*, Fei Guo*, Peng-Fei Zheng*,Yong-Gang Li*, and Wen-Ming Dong


†,*School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou, China



Abstract

Proportional capacitor current feedback active damping (CCFAD) has a limited valid damping region in the discrete time domain as (0, fs/6). However, the resonance frequency (fr) of an LCL-type filter is usually designed to be less than half the sampling frequency (fs) with the symmetry regular sampling method. Therefore, (fs/6, fs/2) becomes an invalid damping region. This paper proposes an improved CCFAD method to extend the valid damping region from (0, fs/6) to (0, fs/2), which covers all of the possible resonance frequencies in the design procedure. The full-valid damping region is obtained and the stability margin of the system is analyzed in the discrete time domain with the Nyquist criterion. Results show that the system can operate stably with the proposed CCFAD method when the resonance frequency is in the region (0, fs/2). The performances at the steady and dynamic state are enhanced by the selected feedback coefficient H and controller gain Kp. Finally, the feasibility and effectiveness of the proposed CCFAD method are verified by simulation and experimental results.


Key words: Active damping, Capacitor current feedback, Damping region, LCL filter


Manuscript received Mar. 29, 2017; accepted Oct. 31, 2017

Recommended for publication by Associate Editor Seon-Hwan Hwang.

Corresponding Author: 13813455892@163.com Tel: +86-138-1345-5892, China University of Mining and Technology

*School of Electrical and Power Engineering, China University of Mining and Technology, China



Ⅰ. INTRODUCTION

Photovoltaic generation, as one of the most promising approaches for developing renewable energy, has been widely used. As a key piece of equipment in PV systems, the grid-connected inverter transforms DC current into AC current and injects it into the grid. A filter between the inverter and the grid is indispensable in PV grid-connected systems for attenuating the high order output current harmonics. As for the filter, an LCL-type filter provides better performance with a reduced cost and weight when compared to the traditional L-type filter [1], [2]. However, the three-order structure of the LCL filter makes it easier to resonate. Thus, it is necessary to add a damping algorithm.

Passive damping and active damping are two major alternatives of suppressing the resonance caused by an LCL filter. Passive damping is realized by adding extra resistors in series or parallel with the capacitors or inductors of LCL filters [3]-[5]. Although passive damping is easy to be realized, the power consumption on the passive components is counterproductive to the concept of energy saving. The active damping methods, such as virtual resistor algorithms [6]-[8], adopt special control strategies to achieve the same performance. When compared to passive damping methods, the absence of loss is the most obvious advantage.

Capacitor current feedback active damping (CCFAD) is extensively used due to its simple structure and easy implementation [9]-[11]. The conventional transfer function of CCFAD is analyzed and calculated in the continuous time domain [12], [13], which is inaccurate in digital control systems. In [14], the steady state characteristic of CCFAD in the discrete time domain is discussed and the optimal design of the feedback coefficient is proposed. In [15], the proportional and integral coefficients are optimized for the proportional integral (PI) controller used in CCFAD. In [16], it is indicated that a CCFAD system in the discrete time domain has a specific valid damping region. In addition, if the actual resonance frequency is higher than 1/6 of the sampling frequency fs, the grid-connected system becomes unstable easily. In [17], the computation time of a CCFAD system is reduced to achieve high robustness against the grid impedance variations. Although the open-loop unstable poles are removed in [17], the valid damping region is still within (0, fs/6), which causes some difficulties for parameter design. In [18], the valid damping region is extended to (0, fs/4). However, the sampling frequency fs needs to be twice the switching frequency fsw, which introduces limitations on some applications. The area equivalence method is adopted in [19] to implement time delay compensation. However, its compensation time is less than 0.5Ts. The authors of [20] used capacitor current feedback through a second-order high pass filter to extend the valid damping region. However, the filter has many parameters that are difficult to design. In [21], the time delay compensation is realized by inserting a second-order lead-lag compensator into the active damping loop based on a first-order Padé approximation. However, the valid damping region is only (0, fs/3). In addition, the compensator structure is complex.

This paper proposes an improved CCFAD method that can provide a full-valid damping region, i.e., (0, fs/2), to ensure that all of the possible frequencies are covered when designing an LCL filter. The stability margin is analyzed in the discrete time domain for selecting the proper feedback coefficient H and the controller gain Kp. Simulation and experiment results have verified the effectiveness and feasibility of the proposed method.



Ⅱ. STRUCTURE AND MODEL OF THE INVERTER

Fig. 1 shows the structure of an LCL-type three-phase voltage source inverter. L1, L2 and C are the inverter-side filter inductor, the grid-side filter inductor and the filter capacitor, respectively. Cdc denotes the dc-side capacitor. vca, vcb, vcc are the filter capacitor voltage. vga, vgb, vgc are the grid voltage. vdc and idc represent the dc-side voltage and current.


그림입니다.
원본 그림의 이름: CLP000015e40031.bmp
원본 그림의 크기: 가로 1442pixel, 세로 993pixel

Fig. 1. System structure of an LCL-type three-phase grid-connected inverter.


Voltage space vector pulse width modulation (SVPWM) is adopted here. In the αβ stationary frame, a proportional resonant (PR) controller is applied to track the current reference with zero steady state error. The grid-side current is sensed and fed back to obtain a high quality output current. Fig. 2 shows an equivalent diagram of the proportional CCFAD system in the continuous time domain. In Fig. 2, Ts is a sampling period. The equivalent gain of the inverter KPWM is 1 when SVPWM is adopted. H is the proportional feedback coefficient. In addition, a sampling delay exists in the PWM modulation process, which can be described as a zero-order holder (ZOH).


그림입니다.
원본 그림의 이름: CLP000015e40032.bmp
원본 그림의 크기: 가로 1485pixel, 세로 355pixel

Fig. 2. Diagram of the proportional CCFAD system in the continuous time domain.


The computation is implemented by a digital signal processing (DSP) chip. A computation delay is introduced because the present calculation adopts the previous beat sampling value, which can be thought of as one sampling period [22]. The transfer function of the computation delay Gd(s) can be expressed as (1).

그림입니다.
원본 그림의 이름: CLP000011b40cb4.bmp
원본 그림의 크기: 가로 369pixel, 세로 75pixel    (1)

The transfer function of the ZOH is:

그림입니다.
원본 그림의 이름: CLP000011b40001.bmp
원본 그림의 크기: 가로 429pixel, 세로 146pixel   (2)

A quasi-proportional resonant controller is adopted here for a wide bandwidth, and the transfer function is:

그림입니다.
원본 그림의 이름: CLP000011b40002.bmp
원본 그림의 크기: 가로 787pixel, 세로 158pixel      (3)

Where Kp is the proportional gain, and Kr is the integral gain [23]. ω1 and ωc are the fundamental frequency and cut-off angular frequency.

The transfer function Gi2(s) from grid-side current to the inverter-side voltage is:

그림입니다.
원본 그림의 이름: CLP000011b40003.bmp
원본 그림의 크기: 가로 835pixel, 세로 159pixel             (4)

The transfer function Gic(s) from the capacitor current to the inverter-side voltage is:

그림입니다.
원본 그림의 이름: CLP000011b40004.bmp
원본 그림의 크기: 가로 706pixel, 세로 161pixel   (5)

In (4) and (5), ωr represents the inherent resonance angular frequency.

그림입니다.
원본 그림의 이름: CLP000011b40005.bmp
원본 그림의 크기: 가로 382pixel, 세로 191pixel     (6)

Fig. 3 shows a current control diagram of the proportional CCFAD system in the discrete time domain. Gic(s) and Gi2(s) can be rewritten as Gic(z) and Gi2(z), which are:

그림입니다.
원본 그림의 이름: CLP000011b40006.bmp
원본 그림의 크기: 가로 980pixel, 세로 160pixel           (7)

그림입니다.
원본 그림의 이름: CLP000011b40007.bmp
원본 그림의 크기: 가로 1412pixel, 세로 162pixel     (8)

In Fig. 3, the open-loop transfer function of the proportional CCFAD system in the discrete time domain can be derived as (9).

그림입니다.
원본 그림의 이름: CLP000011b40008.bmp
원본 그림의 크기: 가로 1882pixel, 세로 269pixel       (9)


그림입니다.
원본 그림의 이름: CLP000015e40034.bmp
원본 그림의 크기: 가로 1457pixel, 세로 325pixel

Fig. 3. Diagram of the proportional CCFAD system in the discrete time domain.



Ⅲ. STABILITY ANALYSIS OF THE PROPOSED CCFAD

The condition fr < fs/2 is required in the parameter designing procedure when the symmetry regular sampling method is adopted [24]. Here, the designing constraint (0, fs/2) is defined as the resonance frequency region. If the resonance frequency is designed so that it is higher than the valid damping region (0, fs/6) in the conventional CCFAD [25], the system becomes potentially unstable due to grid impedance variations. Therefore, the parameter designing is limited to (0, fs/6). Meanwhile, if the valid damping region is extended to (0, fs/2), which covers the entire resonance frequency region, it becomes much easier to design the LCL parameters. In this paper, the extended valid damping region (0, fs/2) is defined as the full-valid damping region.

A diagram of the proposed CCFAD in the discrete time domain is shown in Fig. 4, and the transfer function W(z) can be described as:

그림입니다.
원본 그림의 이름: CLP000011b40009.bmp
원본 그림의 크기: 가로 388pixel, 세로 141pixel             (10)

where λ is an adjustable parameter.


그림입니다.
원본 그림의 이름: CLP000015e40035.bmp
원본 그림의 크기: 가로 1482pixel, 세로 415pixel

Fig. 4. Diagram of the improved CCFAD in the discrete time domain.


Furthermore, in the continuous time domain, (10) can be described as:

그림입니다.
원본 그림의 이름: CLP000011b4000a.bmp
원본 그림의 크기: 가로 435pixel, 세로 140pixel                 (11)

A diagram of the proposed CCFAD in the continuous time domain is shown in Fig. 5. Through a series of equivalent transformations, the feedback of capacitor current can be seen as a virtual impedance Zeq(s) paralleled with the filter capacitor, shown as the dashed box in Fig. 5. Zeq(s) can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b4000b.bmp
원본 그림의 크기: 가로 779pixel, 세로 166pixel          (12)


그림입니다.
원본 그림의 이름: CLP000015e40036.bmp
원본 그림의 크기: 가로 1855pixel, 세로 425pixel

Fig. 5. Diagram of the improved CCFAD in the continuous time domain.


A. Selection of λ

Applying s = to W(s) yields Zeq() as in (13). Zeq() can be regarded as a resistor paralleled with a reactor, and the paralleled impedance can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b40010.bmp
원본 그림의 크기: 가로 1863pixel, 세로 100pixel     (13)

그림입니다.
원본 그림의 이름: CLP000011b4000c.bmp
원본 그림의 크기: 가로 657pixel, 세로 68pixel     (14)

The equivalent resistance and reactance can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b4000d.bmp
원본 그림의 크기: 가로 1255pixel, 세로 157pixel           (15)

그림입니다.
원본 그림의 이름: CLP000011b4000e.bmp
원본 그림의 크기: 가로 1274pixel, 세로 165pixel          (16)

Req(ω) plays the role of damping the resonance peak. Therefore, (15) needs to be positive. In order to obtain the full-valid damping region, (17) must be satisfied.

그림입니다.
원본 그림의 이름: CLP000011b4000f.bmp
원본 그림의 크기: 가로 559pixel, 세로 165pixel        (17)

However, sin(0.5ωTs) is higher than zero when ω < ωs, which causes Req(ω) < 0. Therefore, the feedback in Fig. 5 is modified as a positive feedback. Accordingly, the minus sign in Fig. 5 is replaced by the plus sign shown in the bracket.

Fig. 6 shows the equivalent resistance according to (15) with different values of λ. The possible values of λ are λ = 1 and λ = 2 to satisfy (17) and to cover (0, fs/2). Based on (9) and (10), the modified open-loop transfer function of the proposed CCFAD system can be derived as (18).

그림입니다.
원본 그림의 이름: CLP000011b40011.bmp
원본 그림의 크기: 가로 1876pixel, 세로 220pixel     (18)


그림입니다.
원본 그림의 이름: image23.emf
원본 그림의 크기: 가로 247pixel, 세로 167pixel

Fig. 6. Curves of the equivalent resistance when λ= 1, 2, 4, 5.


The Nyquist stability criterion in the discrete time domain is similar to that in the continuous time domain. In order to investigate the stability of the proposed CCFAD system, the numbers of unstable open-loop poles (N) and -180° crossings need to be discussed.


B. Stability Analysis of the  Proposed CCFAD with λ = 2

When λ = 2, the open-loop transfer function can be expressed as (19). There are five open-loop poles, and two of them are stable poles (P1 = 1, P2 = 0).

그림입니다.
원본 그림의 이름: CLP000011b40012.bmp
원본 그림의 크기: 가로 1872pixel, 세로 233pixel       (19)

Define the denominator of (19) as (20).

그림입니다.
원본 그림의 이름: CLP000011b40013.bmp
원본 그림의 크기: 가로 1400pixel, 세로 145pixel      (20)

The Routh-Hurwitz criterion is adopted to determine the numbers of unstable open-loop poles after a w-transformation, and the Routh array is as:

그림입니다.
원본 그림의 이름: CLP000011b40014.bmp
원본 그림의 크기: 가로 1289pixel, 세로 459pixel

where:

그림입니다.
원본 그림의 이름: CLP000011b40015.bmp
원본 그림의 크기: 가로 653pixel, 세로 175pixel                (21)

A bode diagram of the improved CCFAD system when λ = 2 is plotted as Fig. 7, and it can be discussed in the following two situations depending on H1.


그림입니다.
원본 그림의 이름: image28.emf
원본 그림의 크기: 가로 279pixel, 세로 159pixel

Fig. 7. Bode diagram of the improved CCFAD system when λ = 2.


(1) 0 <H < H1, N = 1. It can be found in Fig. 7 that the phase crosses -180° once, which makes the system unstable.

(2) H > H1, N = 2. There is no -180° crossing. Therefore, the system is unstable, where:

그림입니다.
원본 그림의 이름: CLP000011b40016.bmp
원본 그림의 크기: 가로 707pixel, 세로 157pixel   (22)

According to the stability criterion in the discrete time domain, the proposed CCFAD system with λ = 2 always has unstable open-loop poles and the phase plot cannot meet the stability requirements as per the previous analysis. Therefore, λ = 2 is abandoned.


C. Stability Analysis of the Proposed CCFAD with λ = 1

According to (15) and (16), the paralleled equivalent resistance Req(ω) and reactance Xeq(ω) vary with ω as shown in Fig. 8. It can be seen that the proposed CCFAD method makes it possible for Req(ω) to be negative in (0, fs/2). Thus, changing the negative feedback in the inner loop to positive feedback can make Req(ω) positive, as shown in Fig.5. Then the valid damping region is extended to fs/2.

그림입니다.
원본 그림의 이름: CLP000011b40018.bmp
원본 그림의 크기: 가로 1858pixel, 세로 241pixel       (23)


Fig. 8. Curves of the equivalent resistance and reactance with λ= 1: (a) Equivalent resistance Req; (b) Equivalent reactance Xeq.

그림입니다.
원본 그림의 이름: CLP000010580e2c.bmp
원본 그림의 크기: 가로 599pixel, 세로 411pixel

(a)

그림입니다.
원본 그림의 이름: CLP000010580001.bmp
원본 그림의 크기: 가로 577pixel, 세로 415pixel

(b)


According to (18), the open-loop transfer function can be expressed as (23) when λ = 1. There are four poles in (23), and two of them are stable poles (P1 = 1, P2 = 0).

Similarly, define the denominator in (23) as:

그림입니다.
원본 그림의 이름: CLP000011b40019.bmp
원본 그림의 크기: 가로 1161pixel, 세로 146pixel     (24)

According to the Routh-Hurwitz criterion after a w-transformation, the Routh array is shown as follows.

그림입니다.
원본 그림의 이름: CLP000011b4001a.bmp
원본 그림의 크기: 가로 1105pixel, 세로 294pixel

Three conditions can be summarized as follows to investigate unstable open-loop poles by analyzing the first column of the Routh array.

(1) fr < fs/4 when 0 < H < H2 or fr > fs/4 when 0 < H < H3. In this case, the sign of the first column in the Routh array is positive and the numbers of unstable poles N = 0, where:

그림입니다.
원본 그림의 이름: CLP000011b4001b.bmp
원본 그림의 크기: 가로 1290pixel, 세로 144pixel          (25)

(2) fr < fs/4 when H2 < H < H3 or fr > fs/4 when H3< H < H2. In this case, the sign of the first column in the Routh array changes once and the numbers of unstable poles N = 1.

(3) fr < fs/4 when H > H3 or fr > fs/4 when H > H2. In this case, the sign of the first column in the Routh array changes twice and the numbers of unstable poles N = 2.

In the second case, the numbers of unstable poles N = 1, and the system is unstable. As for the third case, a bode diagram of the open-loop system is shown in Fig. 9. As can be seen, there is no -180° crossing in the phase plot regardless of whether or not the resonance frequency is higher than fs/4, which makes the system unstable. Therefore, the system is stable only when the first case is satisfied. Actually, the resonance frequency shifts when the proposed CCFAD is adopted. The effect of the paralleled impedance on the resonance frequency will be discussed in the next part.


그림입니다.
원본 그림의 이름: image36.emf
원본 그림의 크기: 가로 284pixel, 세로 177pixel

Fig. 9. Bode diagram of the third condition of the improved CCFAD system when λ = 1.


D. Effect of Paralleled Virtual Impedance on the Resonance Frequency

In the improved system, the virtual impedance algorithm changes the original resonance frequency. This part will discuss the resonance frequency shifting related to the virtual impedance.

1) LCL without Damping: the structure of an LCL without damping is shown in Fig. 10(a). The transfer impedance Z1 can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b4001c.bmp
원본 그림의 크기: 가로 915pixel, 세로 81pixel           (26)

The resonance frequency of the LCL filter without damping can be obtained as (6).


Fig. 10. Structure of: (a) LCL filter without damping; (b) capacitor paralleled with a resistor; (c) capacitor paralleled with a reactor; (d) capacitor paralleled with both a resistor and a reactor.

그림입니다.
원본 그림의 이름: CLP000011b4001e.bmp
원본 그림의 크기: 가로 757pixel, 세로 350pixel

(a)

 

그림입니다.
원본 그림의 이름: CLP000011b40020.bmp
원본 그림의 크기: 가로 981pixel, 세로 355pixel

(b)

 

그림입니다.
원본 그림의 이름: CLP000011b4001f.bmp
원본 그림의 크기: 가로 1016pixel, 세로 370pixel

(c)

 

그림입니다.
원본 그림의 이름: CLP000011b40021.bmp
원본 그림의 크기: 가로 918pixel, 세로 374pixel

(d)


2) LCL with a Resistor Paralleled with a Filter Capacitor: the structure of an LCL with a resistor paralleled with a filter capacitor is shown in Fig. 10(b). The transfer impedance Z2 can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b4001d.bmp
원본 그림의 크기: 가로 1282pixel, 세로 85pixel          (27)

The resonance frequency of the LCL with a resistor paralleled with a filter capacitor is the same as (6). Therefore, a resistor paralleled with a filter capacitor does not change the resonance frequency. Comparing (27) with (26), the real part of Z2 is increased more than Z1, which means that the system damping is increased.

3) LCL with a Reactor Paralleled with a Filter Capacitor: the structure of an LCL with a reactor paralleled with a filter capacitor is shown in Fig. 10(c). The transfer impedance Z3 can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b40022.bmp
원본 그림의 크기: 가로 1228pixel, 세로 86pixel       (28)

The resonance frequency of the LCL with a reactor paralleled with a filter capacitor can be obtained as (29). Comparing (29) with (6), a reactor paralleled with a filter capacitor changes the resonance frequency. The resonance frequency increases when Xd > 0. Similarly, comparing (28) with (26), the imaginary part of Z3 is higher than Z1, which means that the system damping is increased.

그림입니다.
원본 그림의 이름: CLP000011b40023.bmp
원본 그림의 크기: 가로 839pixel, 세로 196pixel    (29)

4) LCL with a Resistor and a Reactor Paralleled with a Filter Capacitor: the proposed CCFAD method can be seen as a virtual resistor and a reactor paralleled with the filter capacitor shown in Fig. 10(d). The transfer impedance Z4 can be expressed as:

그림입니다.
원본 그림의 이름: CLP000011b40024.bmp
원본 그림의 크기: 가로 1346pixel, 세로 166pixel   (30)

The resonance frequency of an LCL with a resistor and a reactor paralleled with a filter capacitor is the same as (29). Comparing (30) and (29) with (26) and (6), the paralleled reactor changes the resonance frequency and when Xd > 0, and the resonance frequency shifts to the right. The resistor and reactor can both enhance the damping effect. However, the resistor plays a more important role.

In Fig. 10(d), the defined currents그림입니다.
원본 그림의 이름: CLP000011b40025.bmp
원본 그림의 크기: 가로 49pixel, 세로 81pixel and 그림입니다.
원본 그림의 이름: CLP000011b40026.bmp
원본 그림의 크기: 가로 66pixel, 세로 80pixel through the paralleled reactor and resistor are opposite the previous currents, which corresponds to the positive feedback in Fig. 5. Despite the opposite currents, the values of the impedance and resonance frequency remain unchanged as (30) and (29). The equivalent reactor in Fig. 8 acts as an inductor in (0, fs/4) since the reactance is positive. Thus, the actual resonance frequency decreases. It behaves as a capacitor in (fs/4, fs/2) since the reactance is negative. Thus, the actual resonance frequency increases.


E. Performance Evaluation of the CCFAD System with λ =1

According to the previous analysis in Section III-C, the proposed CCFAD system with λ = 1 is stable only in the following two cases, where no unstable open-loop poles exist.

1) fr < fs/4, 0 < H < H2, N = 0.

2) fr > fs/4, 0 < H < H3, N = 0.

Take fr1 < fs/4 and fr2 > fs/4 for example, where discrete bode diagrams are shown in Fig. 11. The parameters are displayed in Table I, where fact1 and fact2 are the actual resonance frequencies (fact1 = 1.03 kHz, fr1 = 1.04 kHz, fact2 = 1.43 kHz and fr2 = 1.42 kHz). The relationship of fact1< fr1 and fact2> fr2 validates the previous analysis. The magnitude and phase margin with H and Kp in Table I are 4-10dB and 45-80°, respectively. These values meet the requirements of a stable system.


TABLE I PARAMETERS OF THE IMPROVED CCFAD

Parameters

1)

2)

Inverter-side inductance L1(mH)

1.5

1.5

Filter capacitor C(mF)

18.8

18.8

Grid-side inductance L2 (mH)

7.2

1.2

Sampling frequency fs(kHz)

5

5

Switching frequency fsw(kHz)

5

5

Feedback coefficient H

0.3

0.9

Controller gain Kp

6

6

Resonance frequency fr(kHz)

1.04

1.42

Magnitude margin Kg(dB)

9.8

4.01

Phase margin γ

76.7°

47.2°


그림입니다.
원본 그림의 이름: CLP000011b40027.bmp
원본 그림의 크기: 가로 1234pixel, 세로 764pixel

Fig. 11. Bode diagrams of the improved capacitive current proportional feedback system.


Fig. 12 shows a closed-loop zero-pole map with the improved CCFAD method, where fr1 < fs/4 and fr2 > fs/4. As can be seen in this figure, the closed-loop poles tend to move to the center of the unit circle by properly increasing H. This improves the dynamic responses of the system.


그림입니다.
원본 그림의 이름: image49.emf
원본 그림의 크기: 가로 303pixel, 세로 212pixel

Fig. 12. Closed-loop zero-pole map of the improved CCFAD system.



Ⅳ. SIMULATION AND EXPERIMENTAL RESULTS

A simulation model is built in MATLAB/Simulink to verify the validity and feasibility of the proposed CCFAD system. The inverter prototype in this paper uses Infineon’s BSM50GB120DLC type IGBTs. The main parameters of the IGBT, which are from its data sheet, are shown in Table II. As can be seen in Table II, the rated output rms current is 50A. To ensure that the loss of IGBT (diode) does not exceed the maximum loss, the appropriate switching frequency range is set to 0.5kHz~11kHz. The switching frequency cannot be lower than 0.5kHz. This is due to the fact that a lower switching frequency leads to increased voltage harmonics. In addition, a higher switching frequency results in a lower maximum output rms current. Therefore, the switching frequency should be lower than 5.5kHz to make sure that the maximum output rms current can be higher than 50A. Finally, in order to obtain better sinusoidal voltage waveforms, this paper selects 5kHz as the switching frequency.


TABLE II MAIN PARAMETERS OF A BSM50GB120DLC IGBT

Parameter

Value

Collector-emitter voltage UCES

1200V

Output rms current Irms

50A

Operation temperature Tvj

125˚C

Total power dissipation Ptot

460W

Turn on delay time td(on)

0.05μs

Rise time tr

0.05μs

Turn off delay time td(off)

0.25μs

Fall time tf

0.03μs


Fig. 13 shows waveforms of the voltage, current and total harmonic distortion (THD) of the grid-side current when fr1 = 1.04 kHz and fr2 = 1.42 kHz.

Fig. 13(a) and Fig. 13(b) are the simulation results obtained when fr < fs/4 and fr > fs/4, respectively. The values of H and Kp are consistent with Table I. The current  waveform is magnified by 10 times for easier observation in the diagram of the voltage-current. In Fig. 13(b), the system operates stably when fr > fs/4, which illustrates that the valid damping region is extended to (0, fs/2) by the proposed method. The THD is 0.76% when fr < fs/4 and it is 1.18% when fr > fs/4. Therefore, the proposed CCFAD provides a satisfactory THD in both of the above occasions.


Fig. 13. Simulation results with different resonance frequencies: (a) fr < fs/4, fr1 = 1.04 kHz; (b) fr > fs/4, fr2 = 1.42 kHz.

그림입니다.
원본 그림의 이름: image50.emf
원본 그림의 크기: 가로 242pixel, 세로 220pixel

(a)

 

그림입니다.
원본 그림의 이름: image51.emf
원본 그림의 크기: 가로 248pixel, 세로 236pixel

(b)


A 2kW three-phase grid-connected inverter prototype is built to further validate the proposed method with the parameters shown in Table I. A FPGA and DSP together work as the controller of the system.

Fig. 14 shows the dynamic response when the damping method is changed from the proportional CCFAD to the improved CCFAD. It also shows that the system with the improved active damping method can run stably regardless of whether fr < fs/4 or fr > fs/4.


Fig. 14. Waveforms of the phase-A voltage and current with and without the proposed CCFAD: (a) fr< fs/4; (b) fr > fs/4.

그림입니다.
원본 그림의 이름: image52.emf
원본 그림의 크기: 가로 230pixel, 세로 149pixel

그림입니다.
원본 그림의 이름: image53.emf
원본 그림의 크기: 가로 214pixel, 세로 145pixel

(a)

 

그림입니다.
원본 그림의 이름: CLP000016440001.bmp
원본 그림의 크기: 가로 1143pixel, 세로 774pixel

그림입니다.
원본 그림의 이름: image55.emf
원본 그림의 크기: 가로 215pixel, 세로 146pixel

(b)


Fig. 15 and Fig. 16 show waveforms of voltage and grid-side current in phase-A when fr < fs/4 and fr > fs/4, respectively. Fig. 15(a) and Fig. 16(a) indicate the steady-state performance when the reference current is 8A.

Fig. 15(b) and Fig. 16(b) indicate the dynamic response when the reference current changes from 8A to 12A. Fig. 15(c) and Fig. 16(c) indicate the resonance performance when Kp changes from 6 to 8.5. Comparing Fig. 15(a) and Fig. 15(c) with Fig. 16(a) and Fig. 16(c), it can be seen that a proper Kp provides a unit-power-factor performance and avoids resonance. Fig. 15(b) and Fig. 16(b) show voltage-current waveforms with the reference current changing from 8A to 12A. It shows that the current tracks the reference signal in 20ms and that the system runs stably with no stable error.


Fig. 15. Waveforms of the phase-A voltage and current with fr< fs/4: (a) steady-state; (b) dynamic-state; (c) resonant-state.

그림입니다.
원본 그림의 이름: image56.emf
원본 그림의 크기: 가로 227pixel, 세로 165pixel

(a)

 

그림입니다.
원본 그림의 이름: image57.emf
원본 그림의 크기: 가로 224pixel, 세로 171pixel

(b)

 

그림입니다.
원본 그림의 이름: image58.emf
원본 그림의 크기: 가로 224pixel, 세로 170pixel

(c)


Fig. 16. Waveforms of the phase-A voltage and current with fr > fs/4: (a) steady-state; (b) dynamic-state; (c) resonant-state.

그림입니다.
원본 그림의 이름: image59.emf
원본 그림의 크기: 가로 225pixel, 세로 171pixel

(a)

 

그림입니다.
원본 그림의 이름: image60.emf
원본 그림의 크기: 가로 225pixel, 세로 170pixel

(b)

 

그림입니다.
원본 그림의 이름: image61.emf
원본 그림의 크기: 가로 225pixel, 세로 169pixel

(c)


Fig. 17(a) and Fig. 17(b) show the three-phase grid-side current when fr < fs/4 and fr > fs/4, respectively. The reference current is 8A and Kp = 6. These results illustrate that the system operates stably in (0, fs/4) and (fs/4, fs/2) with the proposed method.


Fig. 17. Experimental results of the three-phase grid-side current: (a) fr< fs/4, fr1 = 1.04 kHz; (b) fr > fs/4, fr2 = 1.42 kHz.

그림입니다.
원본 그림의 이름: image62.emf
원본 그림의 크기: 가로 224pixel, 세로 166pixel

(a)

 

그림입니다.
원본 그림의 이름: image63.emf
원본 그림의 크기: 가로 226pixel, 세로 157pixel

(b)



Ⅴ. CONCLUSIONS

This paper proposes an improved CCFAD method to obtain a full-valid damping region. When compared with the conventional proportional CCFAD, the proposed method extends the valid damping region from (0, fs/6) to (0, fs/2). The feedback link W(z) provides an equivalent virtual impedance to expand the valid damping region. The stability margin is analyzed with a discrete Nyquist criterion. Both simulation and experimental results show that the dynamic performance is improved and that the stability is ensured in the full-valid damping region with a proper feedback coefficient H and controller gain Kp.



REFERENCES

[1] H. R. Karshenas and H. Saghafi, “Basic criteria in designing LCL filters for grid connected converters,” in 2006 IEEE International Symposium on Industrial Electronics, pp. 1996-2000, 2006.

[2] L. A. Serpa, S. Ponnaluri, P. M. Barbosa, and J. W. Kolar, “A modified direct power control strategy allowing the connection of three-phase inverter to the grid through LCL filters,” IEEE Trans. Ind. Appl., Vol. 43, No. 5, pp. 1388- 1400, Sept. 2007.

[3] W. Sun, X. Wu, P. Dai, and J. Zhou, “An over view of damping methods for three-phase PWM rectifier,” in 2008 IEEE International Conference on Industrial Technology, pp. 1-5, 2008.

[4] T. C. Y. Wang, Z. Ye, G. Sinha, and X. Yuan, “Output filter design for a grid-interconnected three-phase inverter,” in Proc. 34th IEEE Power Electron. Spec. Conf., pp. 779- 784, 2003.

[5] W. Yin, and Y. Ma, “Research on three-phase PV grid-connected inverter based on LCL filter,” in Proc. 8th IEEE Conf. Ind. Electron. Appl., pp. 1279-1283, 2013.

[6] P. A. Dahono, “A control method to damp oscillation in the input LC filter,” in Proc. 33rd IEEE Power Electron. Spec. Conf., pp. 1630-1635, 2002.

[7] J. Xu, S. Xie, and T. Tang, “Active damping-based control for grid-connected LCL-filtered inverter with injected grid current feedback only,” IEEE Trans. Ind. Electron., Vol. 61, No. 9, pp. 4746-4758, Sep. 2014.

[8] C. Wessels, J. Dannehl, and F. W. Fuchs, “Active damping of LCL-filter resonance based on virtual resistor for PWM rectifiers-stability analysis with different filter parameters,” in Proc. IEEE PESC, pp. 3532-3538, 2008.

[9] S. G. Parker, B. P. McGrath, and D. G. Holmes, “Regions of active damping control for LCL filters,” IEEE Trans. Ind. Appl., Vol. 50, No. 1, pp. 424-432, Jan./Feb. 2014.

[10] M. Wagner, T. Barth, R. Alvarez, C. Ditmanson, and S. Bernet, “Discrete-time active damping of LCL-resonance by proportional capacitor current feedback,” IEEE Trans. Ind. Appl., Vol. 50, No. 6, pp. 3911-3920, Nov./Dec. 2014.

[11] J. Dannehl, F. W. Fuchs, S. Hansen, and P. B. Thøgersen, “Investigation of active damping approaches for PI-based current control of grid-connected pulse width modulation converters with LCL filters,” IEEE Trans. Ind. Appl., Vol. 46, No. 4, pp. 1509-1517, Jul./Aug. 2010.

[12] J. He and Y. Li, “Generalized closed-loop control schemes with embedded virtual impedances for voltage source converters with LC or LCL filters,” IEEE Trans. Power Electron., Vol. 27, No. 4, pp. 1850-1861, Apr. 2012.

[13] C. Bao, X. Ruan, X. Wang, W. Li, D. Pan, and K. Weng, “Step-by-Step controller design for LCL-Type grid- connected inverter with capacitor-current-feedback active- damping,” IEEE Trans. Power Electron., Vol. 29, No. 3, pp. 1239-1253, Mar. 2014.

[14] D. Pan, X. Ruan, C. Bao, W. Li, X. Wang, “Optimized controller design for LCL-type grid-connected inverter to achieve high robustness against grid-impedance variation,” IEEE Trans. Ind. Electron., Vol. 62, No. 3, pp. 1537-1547, Mar. 2015.

[15] X. Wang, X. Ruan, C. Bao, D. Pan, and L. Xu, “Design of the PI regulator and feedback coefficient of capacitor current for grid-connected inverter with an LCL filter in discrete-time domain,” in Proc. IEEE Energy Conver. Congr. Expo., pp. 1657-1662, 2012.

[16] D. Pan, X. Ruan, X. Wang, C. Bao, and W. Li, “Robust capacitor-current-feedback active damping for the LCL- type grid-connected inverter,” in Proc. IEEE Energy Conver. Congr. Expo., pp. 728-735, 2013.

[17] D. Pan, X. Ruan, C. Bao, W. Li, and X. Wang, “Capacitor- current-feedback active damping with reduced computation delay for improving robustness of LCL-type grid-connected inverter,” IEEE Trans. Power Electron., Vol. 29, No. 7, pp. 3414-3427, Jul. 2014.

[18] X. Li, X. Wu, Y. Geng, X. Yuan, C. Xia, and X. Zhang, “Wide damping region for LCL-type grid-connected inverter with an improved capacitor-current-feedback method,” IEEE Trans. Power Electron., Vol. 30, No. 9, pp. 5247-5259, Sep. 2015.

[19] C. Chen, J. Xiong, Z. Wan, J. Lei, and K. Zhang, “A time delay compensation method based on area equivalent for active damping of an LCL-type inverter,” IEEE Trans. Power Electron., Vol. 32, No. 1, pp. 762-772, Jan. 2017.

[20] Q. Huang and K. Rajashekara, “Virtual RLC active damping for grid-connected inverters with LCL filters,” in Proc. IEEE Applied Power Electronics Conf. Expo., pp. 424-429, Mar. 2017.

[21] T. Liu, Z. Liu, J. Liu, Y. Tu, and Z. Liu, “An improved capacitor-current-feedback active damping for the LCL resonance in grid-connected inverters,” in Proc. IEEE 3rd International Future Energy Electronics Conf. ECCE Asia., pp. 2111-2116, Jun. 2017.

[22] J. L. Agorreta, M. Borrega, J. López, and L. Marroyo, “Modeling and control of N-paralleled grid-connected inverters with LCL filter coupled due to grid impedance in PV plants,” IEEE Trans. Power Electron., Vol. 26, No. 3, pp. 770-785, Mar. 2011.

[23] P. C. Loh, Y. Tang, F. Blaabjerg and P.Wang, “Mixed- frame and stationary-frame repetitive control schemes for compensating typical load and grid harmonics,” IET Power Electron., Vol. 4, No. 2, pp. 218-226, Feb. 2011.

[24] R. Peña-Alzola, M. Liserre, F. Blaabjerg, M. Ordonez, and Y. Yang, “LCL-filter design for robust active damping in grid-connected converters,” IEEE Trans. Ind. Informat., Vol. 10, No. 4, pp. 2192-2203, Nov. 2014.

[25] C. Bao, X. Ruan, X Wang, W. Li, D. Pan, and K. Weng, “Design of injected grid current regulator and capacitor- current-feedback active- damping for LCL-type grid- connected inverter,” in Proc. IEEE Energy Conver. Congr. Expo., pp. 579-586. 2012.



그림입니다.
원본 그림의 이름: image68.jpeg
원본 그림의 크기: 가로 190pixel, 세로 259pixel

Yi-Wen Geng was born in Jiangsu Province, China, in 1977. He received his B.S., M.S. and Ph.D. degrees from the School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou, China, in 2000, 2004 and 2014, respectively. In 2006, he became a Lecturer in the School of Electrical and Power Engineering, China University of Mining and Technology, where he has been working as an Associate Professor since 2016. His current research interests include photovoltaic inverters, harmonic mitigation, and power electronics.


그림입니다.
원본 그림의 이름: image64.jpeg
원본 그림의 크기: 가로 190pixel, 세로 248pixel

Ya-Wen Qi was born in Jiangsu Province, China, in 1992. She received her B.S. degree in Electrical Engineering from the China University of Mining and Technology, Xuzhou, China, in 2016, where she is presently working towards her M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering. Her current research interests include the control of converters and harmonic mitigation.


그림입니다.
원본 그림의 이름: image65.jpeg
원본 그림의 크기: 가로 190pixel, 세로 255pixel

Hai-Wei Liu was born in Jiangsu Province, China, in 1994. He received his B.S. degree in Electrical Engineering from the China University of Mining and Technology, Xuzhou, China, in 2016, where he is presently working towards his M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering. His current research interests include the control of current-source converters and ac machines.


그림입니다.
원본 그림의 이름: image66.png
원본 그림의 크기: 가로 150pixel, 세로 171pixel

Fei Guo was born in Anhui Province, China, in 1994. He received his B.S. degree in Electrical Engineering and Automation from the Anhui University, Hefei, China, in 2016. He is presently working towards his M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou, China. His current research interests include the drive systems of permanent magnet synchronous motors for electric vehicles.


그림입니다.
원본 그림의 이름: image67.jpeg
원본 그림의 크기: 가로 185pixel, 세로 240pixel

Peng-Fei Zheng was born in Anhui Province, China, in 1993. He received his B.S. degree in Electrical Engineering and Automation from the Nanjing University of Posts and Telecommunications, Xuzhou, China, in 2016. He is presently working towards his M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou, China. His current research interests include bidirectional three-level LLC resonant converters and their control.


그림입니다.
원본 그림의 이름: image70.jpeg
원본 그림의 크기: 가로 198pixel, 세로 274pixel

Yong-Gang Li was born in Henan Province, China, in 1994. He received his B.S. degree in Electrical Engineering from the Shanghai Institute of Technology, Shanghai, China, in 2015. He is presently working towards his M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou, China. His current research interests include the control of multiphase motors and electric vehicles.


그림입니다.
원본 그림의 이름: image69.jpeg
원본 그림의 크기: 가로 194pixel, 세로 225pixel

Wen-Ming Dong was born in Jiangsu Province, China, in 1992. He received his B.S. degree in Electrical Engineering from the China University of Mining and Technology, Xuzhou, China, in 2015, where he is presently working towards his M.S. degree in Electrical Engineering in the School of Electrical and Power Engineering. His current research interests include the control of inverters and photovoltaic generation technologies.