사각형입니다.

https://doi.org/10.6113/JPE.2019.19.1.146

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718



Hybrid PWM Modulation Technology Applied to Three-Level Topology-Based PMSMs


Yuanxi Chen*, Xinhua Guo, Jiangyu Xue*, and Yifeng Chen**


†,*Department of Electrical Engineering, College of Information Science and Engineering, Huaqiao University, Xiamen, China

**Xiamen EVADA Electronics Limited Corporation, Xiamen, China



Abstract

The inverter is an essential part of permanent magnet synchronous motor (PMSM) drive systems. The performance of an inverter is greatly influenced by its modulation strategy. Using a proper management of modulation strategies can guarantee high performance from a PMSM under various speed conditions. Switching between modulations is a pivotal technique that determines the performance of a PMSM. Most works on hybrid methods focus on two-level induction motors drive systems. In this paper, in order to improve the performance of PMSMs under various speed conditions, a hybrid method of a pulse width modulation (PWM) control scheme based on a neutral-point-clamped (NPC) three level topology was proposed. This hybrid PWM modulation comprised space vector PWM (SVPWM) and selective harmonic elimination PWM (SHEPWM). Under low speed conditions, the SVPWM is employed to cause the PMSM to start smoothly, and to obtain a rapid response from the control system. Under high speed conditions, the SHEPWM is employed to reduce the switching frequency and to eliminate particular current harmonics. Moreover, the harmonic characteristics of different modulations are analyzed to obtain a smooth transition between the SHEPWM and the SVPWM. Experimental and simulation results indicated the effectiveness of the proposed control method.


Key words: Modulation switch, NPC three-level, PMSM, SHEPWM


Manuscript received Dec. 27, 2017; accepted Sep. 15, 2018

Recommended for publication by Associate Editor Dong-Hee Lee.

Corresponding Author: guoxinhua@hqu.edu.cn Tel: 159-8583-3956, Huaqiao University

*Dept. of Electr. Eng., Col. Informat. Sci. & Eng., Huaqiao Univ., China

**Xiamen EVADA Electronics Limited Corporation, China



Ⅰ. INTRODUCTION

Traditionally, a three-level topology is widely used for various applications, including the inverters and rectifiers in electrical energy conversion systems, since it can reduce the phase-current harmonics and switching frequencies, and withstand the voltage of the power device. The topologies of three-level inverters such as H-bridge-cascaded [1], [2], neutral-point-clamped (NPC) [3]-[5] and flying capacitors (FC) [6], [7] can substantially increase the efficiency of a system and reduce the stator harmonic current in motor drive systems [8]. The modulation mode of a three-level inverter can involve sinusoidal pulse width modulation (SPWM), space vector pulse width modulation (SVPWM) and selective harmonic elimination pulse width modulation (SHEPWM) [9]. Since a PMSM is a multivariate close coupling, nonlinear, time-variable, symmetric parameter object and SVPWM have become the most prevalent PMSM modulation modes due to their three-phase symmetry, high direct voltage utilization rates, and low current ripple. The switching loss and cooling problems of a PMSM system tend to increase with raising in the power of the system and the DC-side voltage. These factors are the limitation of switching frequency. At a high speed in a PMSM, a low carrier wave and low switching frequency of the SVPWM lead to excessive current harmonics and higher switching loss. However, SHEPWM does not encounter this problem due to its low switching frequency and current harmonics. SHEPWM can eliminate selective harmonics by determining the Nth degree harmonic and fundamental waves, which improves the quality of the output wave and reduces the switching loss at high speeds [10], [11]. The switching angle in SHEPWM is the primary factor that determines the effect of the harmonic cancellation. SHEPWM with N switching angles can eliminate N–1 harmonics. Online computation can guarantee the effect under different working conditions. However, an embedded system cannot ensure the timeliness and accuracy of data processing. Therefore, researchers often focus on the offline calculation of switching angle. The effects of this hybrid method can be summarized as follows.

1. Decreasing the switching frequency of an IGBT through the SHEPWM method since the switching frequency of SHEPWM was decided based on the frequency of the current and the number of switching angles which is far lower than that of SVPWM.

2. Compared to SVPWM, SHEPWM can reduce the harmonics of current when a PMSM works in the high speed condition and improves the efficiency of the PMSM system. In the high speed condition, the frequency of the current is higher than that in the low speed condition. Thus, the inductive and capacitive impedances are also higher than those in the low speed condition. Higher impedances mean a higher reactive loss which should be eliminated as much as possible in EV systems.

3. The modulation index M can be adjusted in every carrier wave cycle when the system is working under the SVPWM mode. However, when the system works under the SHEPWM mode, the M can only be adjusted in every fundamental current cycle which means that the response rate of SHEPWM is a lot slower than that of SVPWM especially in the low speed work condition. Thus, SVPWM and SHEPWM are used as modulation methods in order to achieve a rapid response of the system in the low speed work condition and lower current harmonics in the high speed work condition.

Most methods containing SHEPWM have been applied to two-level induction motors drive systems. Few articles have been published regarding the use of SHEPWM for three-level topology-based PMSMs.

Therefore, the hybrid modulation of SVPWM and SHEPWM is the highlight of PMSM drive system research. The authors of [12] analyzed the performance of SHEPWM and SVPWM for different frequencies. This analysis derived a relation between the harmonic characteristics and the ratio of the modulation and the carrier waves based on a two-level topology. However, the SVPWM was divided into an excessive number of sections, which hindered the algorithm implementation process under the high speed condition. The authors of [13] proposed a combination of SVPWM/ SHEPWM with a modulation strategy realized using an arbitrary time- switching method. In this strategy, the modulation methods were switched when the three-phase voltages for both of the modulations were the same. Unlike a two-level inverter, the three-phase voltage of a three-level inverter can be zero under the low-modulation condition. Under the influence of load torque, the motor speed decreases significantly for the three-phase all-in-zero condition. The working of a PMSM cannot continue if the speed is reduced to zero, and the three-phase voltage is maintained at zero. The authors of [14], [15] proposed a PMSM modulation strategy and implementation method combined with synchronous SPWM, asynchronous SPWM and SHEPWM. However, in a PMSM drive system, the SVPWM performed better than the SPWM because of its three-phase symmetry.

This paper introduced hybrid methods into the three-level topology-based PMSMs, where previous methods have been applied to two-level induction motors drive systems. The proposed strategy used the switching angles (include the number and angle), stator current and rotation speed as feedback elements in a double closed-loop control strategy, which was used in an induction drive system. Furthermore, most three phase systems switch the modulations at the same time in order to reduce the impact of the harmonic current. However, they cannot totally avoid it. This paper choses the phase current zero-crossing point as the switching point, which prevents the PMSM from being affected by harmonic current since in the phase current zero-crossing point, the amplitudes of the fundamental current and harmonic current are both zero.

The fundamental principle of SVPWM and mathematical models of a PMSM are discussed in Section II. A smooth switching method and the principle of SHEPWM for a PMSM are discussed in Section III. Simulation and experimental results are presented in Section Ⅳ. Some conclusions are drawn in Section Ⅴ.



Ⅱ. SVPWM FOR PMSMS

Fig. 1 shows the topology of a neutral-point-clamped three- level inverter in a PMSM system [16]. The inverter comprises two capacitors (C1 and C2), three bridges, each with four insulated gate bipolar transistor switches, and two clamped diodes. Each phase involves three types of switching states P, O and N. This three-level inverter has 27 output modes.


그림입니다.
원본 그림의 이름: image3.png
원본 그림의 크기: 가로 590pixel, 세로 292pixel

Fig. 1. Three-level inverter for a PMSM control system.


For convenience, a switch state Si is equal to:

그림입니다.
원본 그림의 이름: CLP000017e43589.bmp
원본 그림의 크기: 가로 1163pixel, 세로 324pixel    (1)

Therefore, the phase voltage Ui is defined as:

그림입니다.
원본 그림의 이름: CLP000017e40001.bmp
원본 그림의 크기: 가로 636pixel, 세로 155pixel            (2)

Where Ua, Ub and Uc, represent the states of the three- phase output voltage of the inverter, and Udc is the DC-link voltage.

Fig. 2 represents the corresponding 27 output modes of the three-level inverter space vector using a two-phase static coordinate system [17].


그림입니다.
원본 그림의 이름: image4.png
원본 그림의 크기: 가로 597pixel, 세로 524pixel

Fig. 2. Vector space of a three-level inverter.


The vector can be divided into four categories based on magnitude: large vectors, medium vectors, small vectors and zero vectors. Apart from the zero vectors, the clock diagram of the remaining eighteen basic vectors can be divided into six large sectors, each of which can be divided into four small sectors. The nearest three basic vector can compose synthesized vectors in any of the small sectors.

The flow of the SVPWM algorithm is as follows. Initially, the large sector location Sign_N of the synthesized vector is calculated. The vector is then rotated Sign_N−1 times if Sign_N is greater than 2. Thus, the rule used for vectorⅠ can be followed for the other vectors. In addition, the small sector location Sign_M of the synthesized vector is determined. Finally, using Sign_M and Sign_N as constraint conditions, the three-phase switching time is calculated on the basis of the following volt–second balance formula:

그림입니다.
원본 그림의 이름: CLP000017e40002.bmp
원본 그림의 크기: 가로 776pixel, 세로 211pixel         (3)

where Ts is the time of the cycle of the carrier wave, and T1, T2 and T3 are the switch times of the three phases. Uref is the synthesizing voltage vector.

In this method of modulation, the modulation index M_sv and Uref are defined as:

그림입니다.
원본 그림의 이름: CLP000017e40003.bmp
원본 그림의 크기: 가로 545pixel, 세로 191pixel              (4)

그림입니다.
원본 그림의 이름: CLP000017e40004.bmp
원본 그림의 크기: 가로 663pixel, 세로 120pixel            (5)

where |Uref| is the amplitude of the anticipant vector calculated using the closed-loop control strategy, and Udc is the DC bus voltage. Due to limitations on the voltage vector cycle, M_sv is a constant with an amplitude between 0 and 1 (when M_sv = 1, |Uref| is equal to the radius of this cycle). In this study, unlike traditional hybrid modulation, SHEPWM and SVPWM share the same amplitude of M (both M_sv and M_she), resulting in a stable and reliable the control strategy.

In this study, the PMSM was surface-mounted, and three- phase symmetrical coils were employed in the stator. The PMSM parameters are shown in Table I.


TABLE I PARAMETERS OF PMSM

Parameters

Values

Nominal voltage/V

200

Rated power/kW

22

Rated torque/Nm

52

Rated current/A

70

Rated speed/(r/min)

4000

Inertia/kg·m2

0.01

Pole-pairs

4

Stator reluctance/Ω

0.22

D-axis inductance/mH

0.083

Q-axis inductance/mH

0.083

Switching frequency/kHz

2

Permanent Magnet Flux Linkage/Wb

0.05


The hysteresis and eddy-current loss of the system were neglected to show that the D-axis was overlapping the excitation-axis. The PMSM mathematical model under D-Q coordinates can be defined as:

그림입니다.
원본 그림의 이름: CLP000017e40005.bmp
원본 그림의 크기: 가로 716pixel, 세로 371pixel                (6)

그림입니다.
원본 그림의 이름: CLP000017e40006.bmp
원본 그림의 크기: 가로 733pixel, 세로 150pixel                (7)

그림입니다.
원본 그림의 이름: CLP000017e40007.bmp
원본 그림의 크기: 가로 930pixel, 세로 152pixel         (8)

Where Rs, ωm and id/iq are the stator resistor, the angular velocity of the PMSM, and the current of the direct/ quadrature-axis, respectively. Ψd and Ψq are the flux linkages of the direct and quadrature axes, respectively; Tem is the electromagnetic torque; and TL is the load torque. J and RΩ are the rotational inertia and the drag coefficient of the PMSM.

In the PMSM control strategy, ud and uq were calculated using the difference between the field (그림입니다.
원본 그림의 이름: CLP000017e4001f.bmp
원본 그림의 크기: 가로 73pixel, 세로 91pixel) current and the actual (id/q) current by using a proportional integral derivative (PID) algorithm in the inner current-loop. The flux linkage of the stator can be defined as follows:

그림입니다.
원본 그림의 이름: CLP000017e40009.bmp
원본 그림의 크기: 가로 504pixel, 세로 245pixel                      (9)

Where Ψf is the permanent magnet flux, a constant determined by the properties of the permanent magnets. Therefore, equation (9) can be rewritten in the S-domain as:

그림입니다.
원본 그림의 이름: CLP000017e4000a.bmp
원본 그림의 크기: 가로 960pixel, 세로 224pixel           (10)

where Rs and ω are the stator resistor and the electrical angular velocity, respectively. ω(s) can be calculated using Ψd. and Ψq. The transfer function model of a PMSM based on the proportional-integral algorithms is shown in Fig. 3.


그림입니다.
원본 그림의 이름: CLP000017e40008.bmp
원본 그림의 크기: 가로 1875pixel, 세로 657pixel

Fig. 3. PI closed loop transfer function block diagram for a PMSM.


According to equations (6)-(9), the state of a PMSM can be defined as follows:

그림입니다.
원본 그림의 이름: CLP000017e4000b.bmp
원본 그림의 크기: 가로 1277pixel, 세로 535pixel   (11)

This study adapted the id = 0 control strategy to increase the efficiency of a PMSM system. A PMSM can reduce the reactive loss by using the id = 0 strategy. Equations (8) and (11) can be rewritten as follows:

그림입니다.
원본 그림의 이름: CLP000017e4000c.bmp
원본 그림의 크기: 가로 392pixel, 세로 155pixel                             (12)

그림입니다.
원본 그림의 이름: CLP000017e4000d.bmp
원본 그림의 크기: 가로 1043pixel, 세로 337pixel      (13)



Ⅲ. SHEPWM AND HYBRID METHOD FOR A PMSM

The phase voltage of a three-level inverter was divided into unipolar and bipolar types. In this study, unipolarity was selected for SHEPWM because of the output mode of this topology [18]. Fig. 4 (a) and (b) show typical SHEPWM phase waveforms of a NPC three-level inverter. The SHEPWM of the three-level converter has N angles (0 < α1< α2 <...< αn < π/2) in the first quarter period.


Fig. 4. Three-level inverter for a PMSM control system: (a) SHEPWM wave with odd angles; (b) SHEPWM wave with even angles.

그림입니다.
원본 그림의 이름: CLP000017e4000e.bmp
원본 그림의 크기: 가로 1363pixel, 세로 614pixel

(a)

그림입니다.
원본 그림의 이름: CLP000017e4000f.bmp
원본 그림의 크기: 가로 1422pixel, 세로 609pixel

(b)


According to the Dirichlet rule, the Fourier series of the phase voltage can be defined as follows:

그림입니다.
원본 그림의 이름: CLP000017e40010.bmp
원본 그림의 크기: 가로 1407pixel, 세로 154pixel  (14)

그림입니다.
원본 그림의 이름: CLP000017e40011.bmp
원본 그림의 크기: 가로 1060pixel, 세로 153pixel               (15)

그림입니다.
원본 그림의 이름: CLP000017e40012.bmp
원본 그림의 크기: 가로 1057pixel, 세로 154pixel               (16)

The phase voltage u(ωt) is both an even-symmetry function between π/2 and 3π/2, and an odd-symmetry function. Therefore, the phase voltage u(ωt) can be given as follows:

그림입니다.
원본 그림의 이름: CLP000017e40013.bmp
원본 그림의 크기: 가로 581pixel, 세로 85pixel            (17)

그림입니다.
원본 그림의 이름: CLP000017e40014.bmp
원본 그림의 크기: 가로 573pixel, 세로 96pixel            (18)

Upon substituting equations (17) and (18) into (15) and (16), respectively, (15) and (16) can be rewritten as follows:

그림입니다.
원본 그림의 이름: CLP000017e40015.bmp
원본 그림의 크기: 가로 613pixel, 세로 84pixel           (19)

그림입니다.
원본 그림의 이름: CLP000017e40016.bmp
원본 그림의 크기: 가로 1291pixel, 세로 297pixel (20)

It is assumed that the entire harmonic wave has been eliminated, indicating that for n = 1,2,3..., Bn is zero except for B1. The phase voltage Ua, Ub and Uc are defined as:

그림입니다.
원본 그림의 이름: CLP000017e40017.bmp
원본 그림의 크기: 가로 570pixel, 세로 297pixel            (21)

Substituting (21) into the formula for a Clarke transform, Uα and Uβ can be defined as:

그림입니다.
원본 그림의 이름: CLP000017e40018.bmp
원본 그림의 크기: 가로 545pixel, 세로 344pixel              (22)

Upon substituting (22) into (5), (5) can be rewritten as:

그림입니다.
원본 그림의 이름: CLP000017e40019.bmp
원본 그림의 크기: 가로 606pixel, 세로 108pixel            (23)

Similar to SVPWM, M is a constant with an amplitude between 0 and 1 due to the limitations of the voltage vector cycle. The modulation index M_she is defined as:

그림입니다.
원본 그림의 이름: CLP000017e4001a.bmp
원본 그림의 크기: 가로 509pixel, 세로 152pixel               (24)

Upon substituting (24) into (20), (20) can be rewritten as:

그림입니다.
원본 그림의 이름: CLP000017e4001b.bmp
원본 그림의 크기: 가로 1189pixel, 세로 358pixel   (25)

The complete response of the stator current can be divided into the steady state response and the transient response, in order to keep the stator current distortion free during modulation switching, the transient response should be avoided. The complete response of the stator current can be defined as (26):

그림입니다.
원본 그림의 이름: CLP000017e4001c.bmp
원본 그림의 크기: 가로 1551pixel, 세로 182pixel           (26)

Where ia/b/c(t) is the complete response of the stator current, L, Lm and Rs are the equivalent self-inductor, mutual-inductor and equivalent resistance, respectively. In order to keep the current without distortion during modulation switching, ia/b/c(0_) must be zero, which avoids the impact of the transient response. The amplitude of the harmonic current can be calculated using (26). The harmonic current exhibited different signs and amplitudes for different switching angles and modulation indices. Table II shows the sign of the harmonic current for M_she = 0.6.


TABLE II SIGNS OF THE HARMONIC CURRENTS WITH DIFFERENT ORDERS

Nn

1

2

3

4

5

5

-

 

 

 

 

7

-

-

 

 

 

11

+

+

+

 

 

13

-

+

+

+

 

17

+

+

-

-

+

19

-

+

+

+

-

23

+

+

-

-

+


Where n is the frequencies of the harmonic current, and N is the number of switching angles. As shown in Table II, the sign of the same frequency harmonic current under a different number of switching angles is sometimes disparate. For example, the sigh of the 19th harmonic under N=4 differs from that figure under N=5. In addition, the amplitudes of the harmonic currents of the SVPWM, including the even and odd harmonics, are not zero. In order to prevent harmonic currents while switching the modulation between SVPWM and SHEPWM, switching points should be seriously considered.

This paper chooses the phase current zero-crossing point as its switching point. When the phase current is zero, the sign is irrelevant. This is due to the fact that in the phase current zero-crossing point, the amplitude of fundamental current and harmonic current are both zero. As for the switching point of SHEPWM with a different number of angles, the sign of the n-th harmonic current is varied.

Fig. 5 summarizes the relation between the switching frequency and the motor speed (current frequency), which can be used to utilize modulations and to obtain the best performance of the PMSM.


그림입니다.
원본 그림의 이름: image33.png
원본 그림의 크기: 가로 636pixel, 세로 457pixel

Fig. 5. Relation between the modulation and the switching frequency.


When the control strategy is switched to SHEPWM, the switching frequency of a power device increased with the current frequency until the number of switching angles is changed.



Ⅳ. SIMULATION AND EXPERIMENTAL RESULTS

Fig. 6 shows a vector control system of a PMSM based on a maximum torque per ampere algorithm. The double-loop SVPWM/SHEPWM control mode was employed to obtain different motor speeds. The module calculated M and N under SHEPWM, and Uα and Uβ under SVPWM for the PWM generation module. In order to prevent overshoot of the regulator, a limiter was added in the close-loop.


그림입니다.
원본 그림의 이름: CLP000017e4001d.bmp
원본 그림의 크기: 가로 1604pixel, 세로 1006pixel

Fig. 6. Diagram of SVPWM + SHEPWM control system.


Simulation results of the three-phase stator currents are shown in Fig. 7, which include the current under different modulation strategies. The current switching between different modulation strategies or modulation indices is smooth, as shown in Fig. 8. Simulation results show that the phase currents are kept distortion free while the modulations or switch angles change.


그림입니다.
원본 그림의 이름: CLP000017e4001e.bmp
원본 그림의 크기: 가로 1842pixel, 세로 918pixel

Fig. 7. Three phase stator current in different modulations and switching angles.


Fig. 8. Simulated current under different conditions: (a) Simulated current wave during a transition between SVPWM and SHEPWM with N = 5; (b) Simulated current wave during a transition between SHEPWM with N = 5 and SHEPWM with N = 4; (c) Simulated current wave during a transition between SHEPWM with N = 4 and SHEPWM with N = 3; (d) Simulated current wave during a transition between SHEPWM with N = 3 and SHEPWM with N = 2; (e) Simulated current wave during a transition between SHEPWM with N = 2 and SHEPWM with N = 1.

그림입니다.
원본 그림의 이름: image36.png
원본 그림의 크기: 가로 646pixel, 세로 316pixel

(a)

그림입니다.
원본 그림의 이름: image37.png
원본 그림의 크기: 가로 646pixel, 세로 324pixel

(b)

그림입니다.
원본 그림의 이름: image38.png
원본 그림의 크기: 가로 686pixel, 세로 346pixel

(c)

그림입니다.
원본 그림의 이름: image39.png
원본 그림의 크기: 가로 716pixel, 세로 363pixel

(d)

그림입니다.
원본 그림의 이름: image40.png
원본 그림의 크기: 가로 659pixel, 세로 346pixel

(e)


Fig. 9 shows simulation results of the fast Fourier transform (FFT) analyses under different modulation strategies and indices. The simulation results show that SHEPWM with N switching angles can eliminate harmonic current of the order N–1.


Fig. 9. FFT results under different conditions: (a) FFT result with SVPWM; (b) FFT result with SHEPWM for N = 5; (c) FFT result with SHEPWM for N = 4; (d) FFT result with SHEPWM for N = 3; (e) FFT result with SHEPWM for N = 2; (f) FFT result with SHEPWM for N = 1.

그림입니다.
원본 그림의 이름: image41.png
원본 그림의 크기: 가로 628pixel, 세로 323pixel

(a)

그림입니다.
원본 그림의 이름: image42.png
원본 그림의 크기: 가로 677pixel, 세로 346pixel

(b)

그림입니다.
원본 그림의 이름: image43.png
원본 그림의 크기: 가로 675pixel, 세로 347pixel

(c)

그림입니다.
원본 그림의 이름: image44.png
원본 그림의 크기: 가로 666pixel, 세로 319pixel

(d)

그림입니다.
원본 그림의 이름: image45.png
원본 그림의 크기: 가로 662pixel, 세로 316pixel

(e)

그림입니다.
원본 그림의 이름: image46.png
원본 그림의 크기: 가로 655pixel, 세로 311pixel

(f)


Fig. 10(a) shows experimental results of the line voltage when the modulation strategies were switched. Fig. 10(b) shows simulation result of the line voltage when the number of switching angles is changed from 5 to 4.


Fig. 10. Simulated line voltage during transitions between different conditions: (a) Simulated result of a line voltage wave during a transition between SVPWM and SHEPWM N = 5; (b) Simulated result of a line voltage wave during a transition between SHEPWM N = 5 and SHEPWM with N = 4.

그림입니다.
원본 그림의 이름: image47.png
원본 그림의 크기: 가로 720pixel, 세로 372pixel

(a)

그림입니다.
원본 그림의 이름: image48.png
원본 그림의 크기: 가로 721pixel, 세로 399pixel

(b)


Fig. 11 shows simulations of the D-axis current and Q-axis current of a PMSM. Fig. 12 show the simulation speed and torque of a PMSM. When t=2.8s, there is a load variation. The simulation results show that the D/Q-axis currents and torque did not change a lot when the modulations or switch angles changed. The speed reached the rated value again in 2 seconds, while a load variation was added in 2.8s. Fig. 13 show the neutral voltage difference during a load variation, which was achieved by a DC source (three-level rectifier).


그림입니다.
원본 그림의 이름: image49.png
원본 그림의 크기: 가로 751pixel, 세로 398pixel

Fig. 11. Simulation D/Q-axis current of a PMSM.


그림입니다.
원본 그림의 이름: image50.png
원본 그림의 크기: 가로 721pixel, 세로 380pixel

Fig. 12. Simulation result of the speed and torque of a PMSM.


그림입니다.
원본 그림의 이름: image51.png
원본 그림의 크기: 가로 721pixel, 세로 348pixel

Fig. 13. Neutral-point voltage difference when the load changes.


Fig. 14 and 15 show the simulation results of three phase currents and FFT analysis under SVPWM mode in high speed condition. The simulation result shows that current harmonic distortions was 7.52% under SVPWM while that figure under SHPWM was 4% approximately in same speed.


그림입니다.
원본 그림의 이름: image52.png
원본 그림의 크기: 가로 673pixel, 세로 357pixel

Fig. 14. Three phase stator current under the SVPWM mode.


그림입니다.
원본 그림의 이름: image53.png
원본 그림의 크기: 가로 657pixel, 세로 334pixel

Fig. 15. FFT results of the current with SVPWM.


Fig. 16 and 17 show the PMSM and test device comprising a three-level inverter and the control system of the PMSM.


그림입니다.
원본 그림의 이름: image54.png
원본 그림의 크기: 가로 599pixel, 세로 438pixel

Fig. 16. PMSM drive system based on the three-level topology.


그림입니다.
원본 그림의 이름: image55.png
원본 그림의 크기: 가로 605pixel, 세로 417pixel

Fig. 17. Three-level topology and PMSM controller.


Experimental results of the stator currents and the d/q-axis currents are shown in Fig. 18 and 19. The experiment involved the study of current under different modulation strategies and switching angles. For the SHEPWM with N = 4, the frequency of the stator current reached 120 Hz, indicating that the motor speed reached 1500 rotations per minute. The motor speed of this PMSM system was approaching its limits. Due to the limitation of the objective condition, the experimental results are partially complete for SVPWM and SHEPWM with N = 5 and N = 4, respectively. The experimental results show that the hybrid modulation of the PMSM can provide a smooth and stable current transition and harmonic elimination.


그림입니다.
원본 그림의 이름: image56.png
원본 그림의 크기: 가로 720pixel, 세로 394pixel

Fig. 18. Experimental current wave during a transition between SVPWM and SHEPWM.


그림입니다.
원본 그림의 이름: image57.png
원본 그림의 크기: 가로 722pixel, 세로 468pixel

Fig. 19. Experimental current wave during a transition between SHEPWM with N = 5 and SHEPWM N = 4.


Fig. 20 shows experimental results of FFT analyses under different modulation strategies and indices. The experimental results indicate that SHEPWM with N can eliminate harmonic current of the order N–1. The total harmonic distortions of the three styles (SVPWM, SHEPWM for N=5 and SHEPWM for N=4) were 11.54%, 9.65% and 10.12%, respectively.


Fig. 20. FFT results of experimental current: (a) FFT result with SVPWM (experiment); (b) FFT result with SHEPWM for N = 5 (experiment); (c) FFT result with SHEPWM for N = 4 (experiment).

그림입니다.
원본 그림의 이름: image58.png
원본 그림의 크기: 가로 721pixel, 세로 344pixel

(a)

그림입니다.
원본 그림의 이름: image59.png
원본 그림의 크기: 가로 721pixel, 세로 336pixel

(b)

그림입니다.
원본 그림의 이름: image60.png
원본 그림의 크기: 가로 693pixel, 세로 363pixel

(c)


Fig. 21 and Fig. 22 show the experimental torque and speed under different modulation strategies and switching angles. These results show that speed and torque are kept distortion free while the modulations or switch angles change.


그림입니다.
원본 그림의 이름: image61.png
원본 그림의 크기: 가로 714pixel, 세로 394pixel

Fig. 21. Experimental torque and speed during a transition between SVPWM and SHEPWM with N = 5.


그림입니다.
원본 그림의 이름: image62.png
원본 그림의 크기: 가로 729pixel, 세로 410pixel

Fig. 22. Experimental torque and speed during a transition between SHEPWM with N = 5 and SHEPWM with N = 4.


Fig. 23 shows experimental result of the line voltage during a switching of the modulation strategies. Fig. 24 shows experimental result of the line voltage when the number of switching angles is changed.


그림입니다.
원본 그림의 이름: image63.png
원본 그림의 크기: 가로 706pixel, 세로 440pixel

Fig. 23. Experimental line voltage waves during a transition between SVPWM and SHEPWM with N = 5.


그림입니다.
원본 그림의 이름: image64.png
원본 그림의 크기: 가로 700pixel, 세로 406pixel

Fig. 24. Experimental line voltage waves during a transition between SHEPWM with N = 5 and SHEPWM with N = 4.



Ⅴ. CONCLUSIONS

This paper proposed a hybrid method that includes SVPWM and SHEPWM for the three-level inverters in PMSM drive systems in order to satisfy the demands of a quick response in the low-speed condition and a low harmonic current in the high-speed condition. The method introduced a smooth current transition for the SHEPWM with different numbers of switch angles and modulations strategies, which using the phase current zero-crossing point as their switching points.

Simulation and experimental results confirmed the effectiveness of the proposed method for selective harmonic elimination in the high-speed condition and a smooth transition of the current. They also show that the proposed method can ensure that the speed, id, iq and torque are kept distortion free while the modulations or switch angles are changed.



ACKNOWLEDGMENT

This work was supported in part by the National Natural Science Foundation of China under Project (51477058 and 51707068), the Science and Technology Planning Project of Fujian Province under Project (2017H0021 and 2017J01097), the Promotion Program for Young and Middle-aged Teacher in Science and Technology Research of Huaqiao University under Project (ZNQ-YX304) and the Opening Foundation of key Laboratory of Power Electronic Drive, Chinese Academy.



REFERENCES

[1] G. I. Orfanoudakis, M. A. Yuratich, and S. M. Sharkh, “Analysis of dc-link capacitor current in three-level neutral point clamped and cascaded H-bridge inverters,” IET Power Electron., Vol. 6, No. 7, pp. 1376-1389, Sep. 2013.

[2] V. Michal, “Three-level PWM floating H-bridge sinewave power inverter for high-voltage and high-efficiency applications,” IEEE Trans. Power Electron., Vol. 31, No. 6, pp. 4065-4074, Jun. 2016.

[3] J. Y. Xue, X. H. Guo, S. L. Li, J. Y. Fu, R. M. Fang, and Z. S. Li, “The SVPWM and PR control for single-phase three-level rectifier,” 20th International Conference on Electrical Machines and Systems, pp. 1-6, Oct. 2017.

[4] X. H. Zhang and W. K. Yue, “Neutral point potential balance algorithm for three-level NPC inverter based on SHEPWM,” Electron. Lett., Vol. 53, No.23, pp. 1542-1544, Nov. 2017.

[5] K. Ma and F. Blaabjerg, “Modulation methods for three-level neutral-point-clamped inverter achieving stress redistribution under moderate modulation index,” IEEE Trans. Power Electron., Vol. 31, No. 1, pp. 5-10, Jan. 2016.

[6] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, “Three- phase three-level flying capacitors split-source inverters: Analysis and modulation,” IEEE Trans. Ind. Electron., Vol. 64, No. 6, pp. 4571-4580, Jun. 2016.

[7] K. Antoniewicz, M. Jasinski, M. P. Kazmierkowski, and M. Malinowski, “Model predictive control for three-level four-leg flying capacitor converter operating as shunt active power filter,” IEEE Trans. Ind. Electron., Vol. 63, No. 8, pp. 5255-5262, Aug. 2016.

[8] X. Q. Wang, Z. Wang, M. Cheng, and Y. H. Hu, “Remedial strategies of T-NPC three-level asymmetric six-phase PMSM drives based on SVM-DTC,” IEEE Trans. Ind. Electron., Vol. 64, No. 9, pp. 6841-6853, Mar. 2017.

[9] Y. X. Chen, X. H. Guo, S. D. Li, J. Y. Fu, R. M. Fang, and Z. S. Li, “Design of three-level inverter in permanent magnet synchronous motor system based on repetitive control,” 20th International Conference on Electrical Machines and Systems, pp.1-6, Oct. 2017.

[10] Y. Wang, X. Wen, and F. Zhao, “Vector control of six-phase PMSMs with selective harmonic elimination PWM,” Transport. Electrific. Asia-Pacific, pp. 1-6, Oct. 2014.

[11] R. Salehi, N. Farokhnia, M. Abedi, and S. H. Fathi,Elimination of low order harmonics in multilevel inverters using genetic algorithm,” J. Power Electron., Vol. 11, No. 2 pp. 132-139, Mar. 2011.

[12] K. Wang, X. J. You, C. C. Wang, and M. L. Zhou, “Research on the comparison of synchronized modulation of SHEPWM and SVPWM under low switching frequency,” Trans. China Electrotechnical Society,Vol. 30, No. 14, pp. 333-341, Jul. 2015.

[13] Z. G. Zhang, S. D. Huang, C. G. Hu, and W. J. Zhang, “Hybrid method of three-level SHEPWM and SVPWM and its vector smooth-switching,” Trans. China Electrotechnical Society, Vol. 30, No. 14, pp. 342-349, Jul. 2015.

[14] X. H. Guo. Y. X. Wang, F. Zhao, and X. H. Wen, “Two level control technology of PMSM used in medium voltage high power traction system based on SHEPWM,” Trans. China Electrotechnical Society, Vol. 27, No. 11, pp. 76-82, Nov. 2012.

[15] Y. X. Wang, X. H. Wen, F. Zhao, and X. H. Guo, “Selective harmonic elimination PWM technology applied in PMSMs,” IEEE Vehicle Power and Propulsion Conference, pp. 92-97, Oct. 2012.

[16] Z. Wang, Y. B. Wang, J. Chen, and M. Cheng, “Fault tolerant control of NPC three-level inverters fed double-stator-winding PMSM drives based on vector space decomposition,” IEEE Trans. Ind. Electron., Vol. 64, No. 11, pp. 8446-8458, Nov. 2017.

[17] J. H. Seo, H. C. Chang, and S. H. Dong, “A new simplified space-vector PWM method for three-level inverters,” IEEE Trans. Power Electron., Vol. 16, No. 4, pp. 545-550, Jul. 2001.

[18] C. G. Hu, G. Holmes, W. X. Shen, X. H. Yu, Q. J. Wang, and F. L. Luo, “Neutral-point potential balancing control strategy of three-level active NPC inverter based on SHEPWM,” IET Power Electron., Vol. 10, No. 14, pp. 1943-1950, Nov. 2017.



그림입니다.
원본 그림의 이름: image65.jpeg
원본 그림의 크기: 가로 190pixel, 세로 224pixel

Yuanxi Chen was born in Fujian, China. He received his B.S. degree in Electronic Science and Technology, and his M.S. degree Electrical Engineering from Huaqiao University, Fujian, China, in 2015 and 2018, respectively. His current research interests include PMSM drives and multiple-level inverter control.


그림입니다.
원본 그림의 이름: image66.jpeg
원본 그림의 크기: 가로 262pixel, 세로 294pixel

Xinhua Guo was born in Fujian, China. He graduated from Nanjing Institute of Technology in 2000. He received his M.S. degree in Agricultural Electrification and Automation from Jiangsu University, Jiangsu, China, in 2006; and his Ph.D. degree in Electrical Engineering from the Institute of Electrical Engineering (IEE), Chinese Academy of Sciences (CAS), Beijing, China, in 2010. He is presently working as an Associate Professor at Huaqiao University, Xiamen, China, and at the Fujian Engineering Research Center of Motor Control and System Optimal Schedule, Xiamen, China. Before that, he was a Research Assistant in IEE, CAS. In addition, he worked for TDK from July 2000 to August 2004. His current research interests include IGBT packaging technology, PMSMs and their drive control for EVs, and special motors and their drive control.


그림입니다.
원본 그림의 이름: image67.jpeg
원본 그림의 크기: 가로 190pixel, 세로 224pixel

Jiangyu Xue was born in Fujian, China. He received his B.S. degree in Electrical Engineering from the Fujian Agriculture and Forestry University, Fujian, China, in 2015; and his M.S. degree in Electrical Engineering from Huaqiao University, Fujian, China, in 2018. His current research interests include power converters.


그림입니다.
원본 그림의 이름: image68.jpeg
원본 그림의 크기: 가로 190pixel, 세로 224pixel

Yifeng Chen was born in Fujian, China. He received his B.S. degree in Electronics and Communication Engineering in the Department of Radio Engineering, Shandong University, Shandong, China, in 1988. He is presently working as the Chief Technology Officer of Xiamen EVADA Electronics Limited Corporation and is the Standing Director of the Fujian Power Supply Society. His current research interests include modular power supply control, UPS and PV grid-connected inverters.