사각형입니다.

https://doi.org/10.6113/JPE.2019.19.2.353

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718



Zero-Current-Switching in Full-Bridge DC-DC Converters Based on Activity Auxiliary Circuit


Enhui Chu, Ping Lu*, Chang Xu*, and Jianqun Bao*


†,*College of Information Science and Engineering, Northeast University, Liaoning, China



Abstract

To address the problem of circulating current loss in the traditional zero-current switching (ZCS) full-bridge (FB) DC/DC converter, a ZCS FB DC/DC converter topology and modulation strategy is proposed in this paper. The strategy can achieve ZCS turn on and zero-voltage and zero-current switching (ZVZCS) turn off for the primary switches and realize ZVZCS turn on and zero-voltage switching (ZVS) turn off for the auxiliary switches. Moreover, its resonant circuit power is small. Compared with the traditional phase shift full-bridge converter, the new converter decreases circulating current loss and does not increase the current stress of the primary switches and the voltage stress of the rectifier diodes. The diodes turn off naturally when the current decreases to zero. Thus, neither reverse recovery current nor loss on diodes occurs. In this paper, we analyzed the operating principle, steady-state characteristics and soft-switching conditions and range of the converter in detail. A 740 V/1 kW, 100 kHz experimental prototype was established, verifying the effectiveness of the converter through experimental results.


Key words: Circulating current loss, Full-bridge converter, Rectifier diodes, Turn-off losses, Zero-current switching


Manuscript received Sep. 7, 2018; accepted Dec. 6, 2018

Recommended for publication by Associate Editor Hongfei Wu.

Corresponding Author: chuenhui@mail.neu.edu.cn Tel: +86-24-8368-9605, Fax: +86-24-8368-9605, Northeast University

*College of Information Science and Eng., Northeast University, China



Ⅰ. INTRODUCTION

With the advantages of simple topology, easy control, and high efficiency, the full-bridge converter is widely used in high-power applications, such as power supply, renewable energy, and electric vehicle traction systems [1], [2]. Soft-switching technology has the following advantages: improving operating environment and reliability of power switches, reducing power losses and sizes of converters, enhancing efficiency, suppressing the exorbitant dv/dt and di/dt, and cutting down electromagnetic interference (EMI) and system noise effectively [3]-[5].

Traditional phase shift zero-voltage full-bridge DC–DC converters [6], [7] can solve the problem of hard-switching of the primary switch, but the lagging switches are suffering from realizing soft-switching difficultly under the light load condition, thereby limiting the load range of the converter. To solve this problem, various zero-voltage and zero-current switching (ZVZCS) full-bridge converters [8]-[11] based on auxiliary circles were proposed. The leading switch realizes ZVS and the lagging switch realizes ZCS. It widens the soft-switching range and reduces the switching loss of the lagging switch, but the leading switch does not realize the ZCS turn off. The great switching loss in the primary switch still exists.

In order to solve the problem of great switching loss in the primary switch, zero-current switching full-bridge converters have been proposed in [12]-[14]. To achieve ZCS turn off of the primary switch, the auxiliary switch and additional transformer is added to the primary switch in [12]. Unfortunately, the additional transformer increases the magnetic loss and the volume of the converter. In [13], two auxiliary switches are connected in parallel in the secondary to achieve ZCS turn off of the primary switch of the converter. However, ZCS turn off is only achieved under a discontinuous conduction mode, and the auxiliary switches are hard turn off, thereby increasing the total losses of converters. The reference [14] proposed to add an active auxiliary circle in the primary and a passive snubber circuit on the secondary side of the converter, respectively, to achieve the ZCS turn-off of the leading switch and the ZCS turn-off of the lagging switch. Unfortunately, these auxiliary circuits are complex and increase the current and voltage stress of the power switches; moreover, they result in additional circulating current loss.

To solve the aforementioned issues, a ZCS full-bridge DC/DC converter and modulation strategy is proposed in this paper. The converter realizes ZCS turn-on and ZVZCS turn-off of primary switches and achieves ZVZCS turn-on and ZVS turn-off of auxiliary switches. The converter decreases circulating current loss and does not increase the current stress of the primary switches and the voltage stress of the rectifier diodes. The diodes turn off naturally when the current decreases to zero. Thus, no reverse recovery current and loss occurs on diodes. The converter improves the conversion efficiency of high-frequency high-power applications.

This paper analyzed the operating principle, steady-state characteristics, soft-switching conditions, and range, and conducts parameter design and loss analysis of the converter in detail. A 740 V/1 kW, 100 kHz experimental prototype was established, thereby verifying the effectiveness of the converter by experimental results.



Ⅱ. CIRCUIT TOPOLOGY AND OPERATION PRINCIPLE

Fig. 1 shows the proposed ZCS full-bridge converter topology, where Vin is the input DC voltage source. Switches S1S4, and antiparallel diodes D1D4 consist of the full bridge inverter structure; Lr is the leakage inductance of T or the summation of the leakage inductance and an external inductance. The auxiliary switches S5 and S6 in parallel with the resonant capacitor Cr are connected in series with the secondary circuit. D5 and D6 are antiparallel diodes of the switches S5 and S6. The diodes DR1DR4 are the secondary output rectifier diodes. T is the high frequency transformer. Lo is the output filter inductance. Co is the output filter capacitor, and R is the load. ip is the primary current, is is the secondary current, and vCr is the auxiliary resonant capacitor voltage.


그림입니다.
원본 그림의 이름: image1.emf
원본 그림의 크기: 가로 649pixel, 세로 225pixel

Fig. 1. The proposed ZCS full-bridge converter.


Fig. 2 and Fig. 3 respectively show the working waveforms and operation modes of the proposed converter. In Fig.2, vg1/vg4 and vg2/vg3 are the driving waveforms of S1/S4 and S2/S3, respectively. vg5 and vg6 are the driving waveforms of S5 and S6, respectively. S1/S2 and S4/S3 turn off after S5/S6 turn off with off delay time tδ. td is the dead time between S1 and S2 as well as S3 and S4. Ts is a switching period. ton is the conduction time of the primary switches. Din is the converter input duty cycle expressed as D=ton/Th, D is the converter output duty cycle expressed as D=(ton-tδ)/Th, where Th = Ts/2.


그림입니다.
원본 그림의 이름: image2.emf
원본 그림의 크기: 가로 268pixel, 세로 306pixel

Fig. 2. Working waveforms of the proposed converter.


Fig. 3. Equivalent circuits of different operation modes.

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(a)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(b)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(c)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(d)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(e)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(f)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(g)

그림입니다.
원본 그림의 이름: image5.emf
원본 그림의 크기: 가로 451pixel, 세로 1496pixel

(h)


To facilitate the analysis, several assumptions are used as follows:

(1) All the switches, diodes, capacitors and inductors are ideal devices.

(2) N1 and N2 are the turns of the transformer’s primary and secondary, respectively. The transformer turn ratio NT is N1/N2. The roll line resistance of the transformer is neglected.

(3) The output inductance Lo is sufficiently large to keep the filter inductor current iLo at a constant value Io during the switching period.

Mode 0 [~t0] [see Fig. 3(a)]: Prior to t0, the primary switches S1–S4 are off, the auxiliary switch S6 is off and S5 is on, the initial voltage of the auxiliary resonant capacitor Cr is vCr=0. The rectifier diodes DR1DR4 are on. The load current flows through rectifier diodes for freewheeling.

Mode 1 [t0t1] [see Fig. 3(b)]: At t0, S1 and S4 turn on. ip and is increase linearly. Lr limits the increase rate of ip; thus, S1 and S4 realize ZCS turn on. When is increases to Io, DR2, and DR3 turn off, and mode 1 ends.

ip is described as

그림입니다.
원본 그림의 이름: CLP0000118c1252.bmp
원본 그림의 크기: 가로 368pixel, 세로 166pixel                  (1)

The duration time of this mode is

그림입니다.
원본 그림의 이름: CLP0000118c0001.bmp
원본 그림의 크기: 가로 263pixel, 세로 162pixel                   (2)

Mode 2 [t1t2] [see Fig. 3(c)]: At t1, DR2 and DR3 are turned off. The power is delivered from the input DC voltage source to the load.

Mode 3 [t2t3] [see Fig. 3(d)]: At t2, S6 turns on under ZVZCS, and S5 as well as D6 turn off simultaneously. Cr is charged by load current, vCr increases linearly from zero.

Cr paralleled with S5 and D6. Thus, S5 and D6 turn off under ZVS. When vCr increases to the secondary voltage, the mode 3 ends.

vCr is expressed as

그림입니다.
원본 그림의 이름: CLP0000118c0002.bmp
원본 그림의 크기: 가로 384pixel, 세로 165pixel                  (3)

The time duration of this mode is

그림입니다.
원본 그림의 이름: CLP0000118c0003.bmp
원본 그림의 크기: 가로 256pixel, 세로 169pixel                    (4)

Mode 4 [t3t4] [see Fig. 3(e)]: At t3, DR2 and DR3 turn on, vd=0. The load current flows through the rectifier diodes for freewheeling. Cr resonates with Lr. Hence, ip decreases, and vCr increases resonantly. When ip decreases to zero, vCr increases to the maximum voltage VCrmax, and Mode 4 ends.

The current through the rectifier diodes and iCr and vCr are expressed as

그림입니다.
원본 그림의 이름: CLP0000118c0004.bmp
원본 그림의 크기: 가로 792pixel, 세로 208pixel             (5)

그림입니다.
원본 그림의 이름: CLP0000118c0005.bmp
원본 그림의 크기: 가로 777pixel, 세로 215pixel             (6)

그림입니다.
원본 그림의 이름: CLP0000118c0006.bmp
원본 그림의 크기: 가로 691pixel, 세로 164pixel             (7)

그림입니다.
원본 그림의 이름: CLP0000118c0007.bmp
원본 그림의 크기: 가로 948pixel, 세로 183pixel         (8)

The maximum voltage VCrmax is

그림입니다.
원본 그림의 이름: CLP0000118c0008.bmp
원본 그림의 크기: 가로 580pixel, 세로 182pixel              (9)

The duration time of this mode is 1/4 resonant period, as follows:

그림입니다.
원본 그림의 이름: CLP0000118c0009.bmp
원본 그림의 크기: 가로 330pixel, 세로 180pixel                 (10)

Mode 5 [t4t5] [see Fig. 3(f)]: At t4, D1 and D4 turn on, Cr continues to resonate with Lr, the voltage across S1 and S4 is clamped at zero. Consequently, ZVZCS turn off can be achieved in S1 and S4. ip rises from zero in reverse, and vcr decreases from the maximum voltage. The load current flows through the rectifier diodes for freewheeling.

ip and vCr are expressed as

그림입니다.
원본 그림의 이름: CLP0000118c000a.bmp
원본 그림의 크기: 가로 702pixel, 세로 165pixel     (11)

그림입니다.
원본 그림의 이름: CLP0000118c000b.bmp
원본 그림의 크기: 가로 1217pixel, 세로 200pixel   (12)

After 1/2 resonant period, ip decreases to zero and vcr decreases to VCrmin, mode 5 ends.

The minimum voltage VCrmin is

그림입니다.
원본 그림의 이름: CLP0000118c000c.bmp
원본 그림의 크기: 가로 566pixel, 세로 183pixel             (13)

The duration time of this mode is 1/2 resonant period, namely,

그림입니다.
원본 그림의 이름: CLP0000118c000d.bmp
원본 그림의 크기: 가로 330pixel, 세로 179pixel                 (14)

Mode 6 [t5t6] [see Fig. 3(g)]: At t5, ip decreases to zero, DR1 and DR4 turn off. Cr is discharged by the output current. vCr decreases linearly. When vCr decreases to zero, mode 6 ends.

vCr is expressed as follows:

그림입니다.
원본 그림의 이름: CLP0000118c000e.bmp
원본 그림의 크기: 가로 586pixel, 세로 160pixel             (15)

The duration time of this mode is

그림입니다.
원본 그림의 이름: CLP0000118c000f.bmp
원본 그림의 크기: 가로 647pixel, 세로 194pixel            (16)

Mode 7 [t6t7] [see Fig. 3(h)]: At t6, vCr decreases to zero, DR1 and DR4 turn on. The load current flows through rectifier diodes for freewheeling.

Mode 7 ends when S2 and S3 turn on, and the converter starts with the second half switching cycle. Owing to the symmetrical configuration of the proposed converter, the analysis of the second half switching cycle is omitted.



Ⅲ. STEADY STATE CHARACTERISTICS


A. Output Voltage Characteristics


그림입니다.
원본 그림의 이름: image21.emf
원본 그림의 크기: 가로 356pixel, 세로 231pixel

Fig. 4. Waveforms of rectified voltage and output filter current.


The waveforms of the rectifier voltage and the filter inductor current are shown in Fig. 4. The average value of the output voltage Vo approximately equal to that of the voltage vd rectified by the transformer secondary rectifier diodes. Based on the waveform of vd depicted in Fig. 4, Vo is given by the following:

그림입니다.
원본 그림의 이름: CLP0000118c0010.bmp
원본 그림의 크기: 가로 934pixel, 세로 164pixel        (17)

According to (17), when the value of the resonant capacitor is near zero, the output voltage characteristics of the converter are the same as those of the hard-switching full-bridge converter. Fig 5 shows the effects of the different auxiliary resonant capacitor Cr on the output voltage characteristics under an open-loop control scheme when the output load R=10Ω (Fig. 5(a) and Fig. 5(b) are , the 2D and 3D plots). Clearly, the output voltage increases with the increasing in the auxiliary resonant capacitor Cr, which is beneficial to improve the voltage gain.


Fig. 5. Open loop output voltage (Ro=10Ω). (a) Two-dimensional plot. (b) Three-dimensional plot.

그림입니다.
원본 그림의 이름: image22.emf
원본 그림의 크기: 가로 459pixel, 세로 355pixel

(a)

그림입니다.
원본 그림의 이름: image23.png
원본 그림의 크기: 가로 534pixel, 세로 429pixel

(b)


Fig. 6 shows the effect of different off delay time tδ on the output voltage characteristics under an open-loop control scheme when the output load R=10Ω. Fig. 6 intuitively shows that the output voltage decreases as tδ increases when the input duty ratio Din is constant.


그림입니다.
원본 그림의 이름: image24.png
원본 그림의 크기: 가로 565pixel, 세로 398pixel

Fig. 6. Open loop output voltage with different tδ (Ro=10Ω).


B. Maximum Current and Voltage Stresses of Components

The voltage and current stress on the main components of the proposed converter and the traditional phase shift full-bridge converter are shown in TABLE I.


TABLE I VOLTAGE AND CURRENT STRESS ON MAIN COMPONENTS OF THE REFERENCE CONVERTERS

Topology

Current stress

 

Voltage stress

Primary switches

 

Auxiliary switches

Rectifier diodes

Traditional phase shift full bridge converter

그림입니다.
원본 그림의 이름: image25.png
원본 그림의 크기: 가로 333pixel, 세로 470pixel

 

-

그림입니다.
원본 그림의 이름: image26.png
원본 그림의 크기: 가로 333pixel, 세로 470pixel

Proposed converter

그림입니다.
원본 그림의 이름: image27.png
원본 그림의 크기: 가로 308pixel, 세로 414pixel

 

그림입니다.
원본 그림의 이름: image28.png
원본 그림의 크기: 가로 1201pixel, 세로 549pixel

그림입니다.
원본 그림의 이름: image26.png
원본 그림의 크기: 가로 333pixel, 세로 470pixel


From TABLE I, it can be seen that the current stress on the primary switches and the voltage stress on the rectifier diodes of the proposed converter are the same as that of the traditional phase shift full-bridge converter. Decreasing Lr or increasing Cr is beneficial to the reduction of voltage stress on the auxiliary switches under the same input voltage Vin, load current Io, and ratio of the transformer NT.


C. dv/dt of Auxiliary Switches and di/dt of Rectifier Diodes

According to (1) and (3), the voltage change rate dv/dt of auxiliary switches during turn-off transient. The current change rate di/dt of the rectifier diodes during primary switch turn-on transient can be obtained as follows:

그림입니다.
원본 그림의 이름: CLP0000118c0011.bmp
원본 그림의 크기: 가로 225pixel, 세로 159pixel                   (18)

그림입니다.
원본 그림의 이름: CLP0000118c0012.bmp
원본 그림의 크기: 가로 199pixel, 세로 160pixel                    (19)

Based on (18) and (19), we know that the voltage change rate dv/dt of auxiliary switches during turn-off transient and the current change rate di/dt of the rectifier diodes during primary switch turn-on transient are constants. It illustrates that the voltage across the auxiliary switches during turn-off transient and the current through the rectifier diodes during primary switch turn-on transient are in linear variation, and these change rates can be designed arbitrarily in the parameter design.



Ⅳ. SOFT-SWITCHING IMPLEMENTATION CONDITION


A. ZCS Implementation Condition of Primary Switch

Based on the operation principle of the converter, it can be seen that t24=t23+t34 and t25=t23+t34+t45 from Fig. 2 and Fig. 3. To achieve ZVZCS turn off for the primary switches, the off delay time tδ should satisfy t24tδt25, according to(4), (10) and (14), tδ can be expressed as

그림입니다.
원본 그림의 이름: CLP0000118c0013.bmp
원본 그림의 크기: 가로 1042pixel, 세로 178pixel       (20)

Based on (20), the off delay time tδ is related to the input voltage Vin, the load current Io, the auxiliary resonant capacitor Cr, and the resonant inductor Lr. Fig. 7 shows the influence of the parameter variation on the value range of the off delay time tδ. Fig. 7(a) shows the influence of the variation range of Cr and Lr to the off delay time tδ when Vin and Io are constant. Fig. 7(b) shows the influence of the input voltage Vin and the load current Io to the range of the off delay time tδ when Cr and Lr are constant. As evident from Fig. 7, when the input voltage Vin and the load current Io are constant, the value interval length of the off delay tδ varies with the different value of Cr and Lr. The larger value of Cr and Lr, and the longer value interval length of tδ. When Cr and Lr are constant, the value interval length of tδ does not change with the input voltage Vin and the load current Io.


Fig. 7. Range of off delay time tδ. (a) Range of tδ with different Cr and Lr. (b) Range of tδ with different Vin and Io.

그림입니다.
원본 그림의 이름: image31.png
원본 그림의 크기: 가로 1074pixel, 세로 698pixel

(a)

그림입니다.
원본 그림의 이름: image32.png
원본 그림의 크기: 가로 963pixel, 세로 738pixel

(b)


Fig. 8 shows the range (t24(Iomax)≤tδt25(Iomax)) of the off delay time tδ to realize the primary switches ZCS turn off under the maximum load current Iomax. The A area in the Fig. 8 is the soft switching area. Fig. 8 shows the larger the off delay time tδ, the wider the soft switching range of load current.


그림입니다.
원본 그림의 이름: image34.png
원본 그림의 크기: 가로 1048pixel, 세로 731pixel

Fig. 8. Soft switching range.


B. ZVS Implementation Condition of Auxiliary Switch

To achieve ZVZCS turn on for the auxiliary switches, the voltage vCr must drop to zero during the dead time td.

Thus, td should satisfy td≥t56 according to(16), td can be expressed as

그림입니다.
원본 그림의 이름: CLP0000118c0014.bmp
원본 그림의 크기: 가로 489pixel, 세로 175pixel             (21)


C. Maximum Effective Duty Cycle

Owing to the existence of the resonant inductance Lr and the auxiliary resonant capacitor Cr, the effective duty cycle Deff in the secondary is smaller than the duty cycle Din in the primary. The difference is the duty cycle loss Dloss. During the period of [t0,t1 ] ([t7,t8]), negative voltage (positive voltage) occurs in the primary, but the primary is insufficient to provide for the load current. Therefore, the rectifier diodes DR1DR4 are both conducting, and the secondary voltage vd=0. During the period of [t3,t5] ([t10,t12]), negative voltage (positive voltage) in the primary, but series resonance occurs between the resonant inductance Lr and resonant capacitor Cr. The primary does not provide for the load. Therefore, the rectifier diodes DR1DR4 are conducting, and the secondary voltage vd=0. Thus, the voltage of [t0,t1], [t3,t5], [t7,t8], and [t10,t12] are lost in the secondary, so the ratio of this duration time to Th is Dloss:

그림입니다.
원본 그림의 이름: CLP0000118c0015.bmp
원본 그림의 크기: 가로 443pixel, 세로 196pixel                (22)

Based on (2), (10) and (14),

그림입니다.
원본 그림의 이름: CLP0000118c0016.bmp
원본 그림의 크기: 가로 667pixel, 세로 174pixel           (23)

Considering the dead time and the duty cycle loss, the maximum effective duty cycle Deff-max of the converter is:

그림입니다.
원본 그림의 이름: CLP0000118c0017.bmp
원본 그림의 크기: 가로 568pixel, 세로 76pixel             (24)

Among it, Dtd is expressed as

그림입니다.
원본 그림의 이름: CLP0000118c0018.bmp
원본 그림의 크기: 가로 252pixel, 세로 141pixel                    (25)

Based on (23) and (25),

그림입니다.
원본 그림의 이름: CLP0000118c0019.bmp
원본 그림의 크기: 가로 1051pixel, 세로 186pixel       (26)



Ⅴ. POWER LOSS ANALYSIS


A. Power Components Loss

The losses of the proposed converter include the switching loss and conduction loss of switching elements and the other losses generated by transformer and inductance and capacitor. The primary switches that use IGBT are ZVZCS turn off; the auxiliary switches that use MOSFET are ZVZCS turn on. Therefore, the losses of the switching elements only include the conduction loss, and it consists of three parts.


1) Conduction Loss of the Primary Switches:

The conduction loss PQ1-conl of switches Q1/Q2 includes the conduction loss PS1-conl of switches S1/S2 and the conduction loss PD1-conl of its antiparallel diodes. The conduction losses of switches Q1/Q2, PQ1-conl is expressed as

그림입니다.
원본 그림의 이름: CLP0000118c001a.bmp
원본 그림의 크기: 가로 1279pixel, 세로 420pixel   (27)

where, VS1(VS2) and VD1(VD2) are the collector-emitter saturation voltage of switches Q1/Q2 and forward voltage of antiparallel diodes D1/D2, respectively.

The loss condition of switches Q3/Q4 is the same as that of switches Q1/Q2.


2) Conduction Loss of the Auxiliary Switches:

The conduction loss PQ5-conl of switch Q5 includes the conduction loss PS5-conl of switches S5 and the conduction loss PD5-conl of its antiparallel diode. The conduction losses of switch Q5, PQ5-conl is expressed as

그림입니다.
원본 그림의 이름: CLP0000118c001b.bmp
원본 그림의 크기: 가로 783pixel, 세로 345pixel     (28)

where VD5 is the forward voltage of antiparallel diode D5 for the auxiliary switch S5; RDS(on) is the conduction resistance of the auxiliary switch.

The condition loss of switch Q6 is the same as that of switch Q5.


3) Conduction Loss of Diodes:

The conduction loss of rectifier diodes DR1 (DR4), PDR1-conl is expressed as

그림입니다.
원본 그림의 이름: CLP0000118c001c.bmp
원본 그림의 크기: 가로 1140pixel, 세로 302pixel    (29)

where VDR1 is the forward voltage of rectifier diode DR1.

The total loss of the converter Ptotal is expressed as follows:

그림입니다.
원본 그림의 이름: CLP0000118c001d.bmp
원본 그림의 크기: 가로 944pixel, 세로 73pixel       (30)


B. Current Loss Analysis

Based on the operation principle of the converter, mode 5 is the circulation period (see Fig. 3). According to (27), the circulating current loss is as follows:

그림입니다.
원본 그림의 이름: CLP0000118c001e.bmp
원본 그림의 크기: 가로 888pixel, 세로 328pixel        (31)

where 그림입니다.
원본 그림의 이름: CLP0000118c001f.bmp
원본 그림의 크기: 가로 300pixel, 세로 129pixel is the resonance cycle.

Based on (11) and (31), we obtain the following.

(1) The square wave current with the amplitude value of the load current flowing through the primary side during circulation period in the conventional phase-shifted full-bridge converter. Compared with it, the circulating current is sinusoidal with the amplitude value of the load current in the proposed converter (see mode 5 in Fig. 3). The effective value of the circulating current is small. Thus, the circulating current loss is relatively smaller.

(2) The magnitude of the circulating current loss is related to the resonant period Tr. It means that the smaller the resonant period is, the smaller the circulating current loss.



Ⅵ. PARAMETER DESIGN


A. Design Methodology

Assuming that the input minimum DC voltage is Vinmin , the output maximum voltage is Vomax and the output maximum load current is Iomax. The parameter design of the converter should satisfy the following conditions:


1) Turns Ratio of the Transformer:

To achieve the required output maximum voltage at the lowest input voltage, the turn ratio of the transformer should satisfy the following equation:

그림입니다.
원본 그림의 이름: CLP0000118c0021.bmp
원본 그림의 크기: 가로 666pixel, 세로 174pixel            (32)

where VD is the voltage drop in the secondary rectifier diode, VLf is the voltage drop in the output filter inductor.


2) Design of the Auxiliary Resonant Capacitor Cr:

To reduce the turn off the loss of the auxiliary switches, the voltage change rate dv/dt of auxiliary switches during turn-off transient should be smaller than or equal to the setting voltage change rate (dv/dt)set. Based on (18), the rate can be expressed as follows:

그림입니다.
원본 그림의 이름: CLP0000118c0023.bmp
원본 그림의 크기: 가로 377pixel, 세로 152pixel                 (33)


3) Design of the Resonant Inductor Lr:

To reduce the turn off the loss of the primary switches, the current change rate di/dt of primary switches during the turn-off transient period should smaller than or equal to the setting current change rate (di/dt)set. Based on (19), the rate can be expressed as follows:

그림입니다.
원본 그림의 이름: CLP0000118c0024.bmp
원본 그림의 크기: 가로 317pixel, 세로 152pixel                  (34)


B. Design Example

The design example of circuit parameters in the prototype is demonstrated by using the numerical example of rating values as follows: input minimum DC voltage Vinmin=740 V, output maximum voltage Vomax=100 V, output maximum load current Iomax=10 A, switching frequency fS=100 kHz, and rated load resistance R=10 Ω.

Assuming that the voltage change rate of the auxiliary switches (dv/dt)set=500 V/µs, the current change rate of the primary switches (di/dt)set=20 A/µs, the maximum effective duty cycle Deff-max=0.58. The voltage drop of rectifier diode VD=1.5 V, the voltage drop of the filter inductor VLf =0.1 V.

According to (32), the turns ratio of the transformer is NT=4.16, NT=4 is chosen. Owing to the voltage change rate of the auxiliary switches (dv/dt)set=500V/µs, based on (33), Cr≥0.02 μF, and Cr is set as 0.02 μF. Owing to the current change rate of the primary switches (di/dt)set=20 A/µs, according to (34), Lr≥37 μH, Lr is set as 40 μH.

According to(20), 0.7 μstδ≤1.42 μs, tδ=1.4 μs is chosen. Based on (21), td≥0.7 μs, td=0.7 μs is chosen.

To verify the rationality of the parameter design, based on (23) and (25), Dloss =0.24 and Dtd =0.14. Dloss+Dtd+Deff-max=0.96<1. Consequently, the values of parameter design satisfy the demand.



Ⅶ. EXPERIMENTAL RESULTS

To verify the validity of the aforementioned analysis, we built a 1 kW prototype. The auxiliary switch uses MOSFET due to its small on-state resistance and low conduction losses. The specifications of the prototype converter are given in TABLE II.


TABLE II COMPONENTS AND PARAMETERS OF THE PROPOSED CONVERTER

Components

Parameters

Vin (Input voltage)

740 V

Vo (Output voltage)

100 V

f (Switching frequency)

100 kHz

td(Dead time)

0.7 μs

tδ(Off delay time)

1.4 μs

S1S4 (Primary Switches)

IHW15N120E1 (1200 V, 15 A)

S5S6 (Auxiliary switches)

IPW60R041P6 (650 V, 77.5 A)

DR1–DR4 (Rectifier diodes)

SIDC06D60C8 (600 V, 20 A)

NT (Transformer turn ratio)

4:1

Lr(Resonant inductance)

40 μH

Cr (Auxiliary resonant capacitance)

20 nF

Lo (Filter inductor)

300 µH

Co (Filter capacitance)

560 µF


Fig. 9 shows the experimental waveforms of transformer primary voltage vAB, current ip, and rectified voltage vd. Clearly, the primary voltage is smooth and does not have voltage spikes. Owing to the effects of soft-switching technology, the energy stored in the leakage inductance of the transformer is fully absorbed.


그림입니다.
원본 그림의 이름: image50.emf
원본 그림의 크기: 가로 251pixel, 세로 216pixel

Fig. 9. Waveforms of vAB, ip, and vd (Io=10 A).


Fig. 10 and Fig. 11 show the voltage and current waveforms of the primary switch S1 and the auxiliary switch S5 at full load (Io=10A) and light load (Io=3A), respectively. From the experimental waveforms, it can be observed that the waveforms of power switches do not have voltage and current spikes. In a wide load range, S1 turns on with ZCS and turns off with ZVZCS, and S5 turns on with ZVZCS and turns off with ZVS.


Fig. 10. Switch voltage and current waveforms (Io=10 A). (a) Switch S1. (b) Switch S5.

그림입니다.
원본 그림의 이름: image51.emf
원본 그림의 크기: 가로 251pixel, 세로 216pixel

(a)

그림입니다.
원본 그림의 이름: image52.emf
원본 그림의 크기: 가로 251pixel, 세로 216pixel

(b)


Fig. 11. Switch voltage and current waveforms (Io=3 A). (a) Switch S1. (b) Switch S5.

그림입니다.
원본 그림의 이름: image53.emf
원본 그림의 크기: 가로 252pixel, 세로 216pixel

(a)

그림입니다.
원본 그림의 이름: image54.emf
원본 그림의 크기: 가로 252pixel, 세로 216pixel

(b)


Fig. 12 shows the voltage and current waveforms of the rectifier diode DR2 and DR4 at full load (Io=10A) and light load (Io=3A). It can be seen directly, rectifier diodes can achieve natural switching. And it avoids the reverse recovery problem when the rectifier diode is turned off.


Fig. 12. Voltage and current waveforms of DR1 and DR2. (a) Full load (Io=10 A). (b) Light load (Io=3 A).

그림입니다.
원본 그림의 이름: image55.emf
원본 그림의 크기: 가로 250pixel, 세로 221pixel

(a)

그림입니다.
원본 그림의 이름: image56.emf
원본 그림의 크기: 가로 249pixel, 세로 221pixel

(b)


The experimental power loss analysis of the proposed converter and the traditional phase shift full-bridge converter under the rated power are shown in Fig. 13, where the power switch loss includes the switching loss and the conducting loss; the other loss mainly includes the transformer loss and the loss caused by inductors, capacitors, and line resistances. Based on Fig. 13, compared with the traditional phase shift full-bridge converter, the loss caused by the auxiliary switches Q5 and Q6 of the proposed converter is 11.44W, but the total loss saved by the primary switches Q1Q4 is 74.45W. The total loss of the proposed converter is 59.87W, and the total loss of the traditional phase shift full-bridge converter is 133.19W. Therefore, the total loss savings is 73.32W in the proposed converter compared with the traditional phase shift full-bridge converter.


그림입니다.
원본 그림의 이름: image57.png
원본 그림의 크기: 가로 651pixel, 세로 411pixel

Fig. 13. Power loss analysis.


Fig. 14 illustrates the actual power efficiency characteristics of the proposed converter and the traditional phase shift full-bridge converter. Compared with the traditional phase shift full-bridge converter, the overall efficiency of the proposed converter has been appreciably improved, and it is more obvious at the light load. The total actual efficiency of the proposed converter is 94.35% at rated output power 1kW, improving approximately by 6.1%, while improving approximately by 13% at an output power of 300W. However, under power 300W, the proposed converter does not realize complete soft switching. At output power 100W, the efficiency is 81% which is improved approximately by 10%.


그림입니다.
원본 그림의 이름: image58.emf
원본 그림의 크기: 가로 367pixel, 세로 269pixel

Fig. 14. Efficiency curves.



Ⅷ. CONCLUSIONS

A novel ZCS full-bridge soft switching DC–DC converter topology and modulation strategy has been proposed in this paper. The operation principle, the soft switching conditions, and parameter design of the proposed converter have been illustrated in detail. Based on the theoretical analysis and the experimental research on the 1kW prototype, several conclusions have been summarized as follows.

1) The primary switches S1S4 realize ZVZCS turn off and ZCS turn on, and the auxiliary switches S5 and S6 realize ZVS turn off and ZVZCS turn on, thereby reducing the switching loss.

2) The rectifier diodes achieve natural switching, and they overcome the reverse recovery problem.

3) The circulating current loss in the proposed converter is smaller than that of the phase shifted full-bridge converter. Furthermore, the smaller the resonant cycle is, the smaller the circulating current loss.

4) The current stress of the primary switches and the voltage stress of the rectifier diodes are the same as the phase-shifted full-bridge converter.

5) The efficiency of the proposed converter is higher than that of the traditional phase shifted full-bridge converter, and this is more obvious in light load. At output power 300 W, the efficiency can be obtained as 88%, which is improved approximately by 13%. At rated power 1kW, the actual high efficiency can be obtained as 94.35%, which is improved approximately by 6.1%.



REFERENCES

[1] R. Ayyanar and N. Mohan, “Novel soft-switching DC-DC converter with full ZVS-range and reduced filter requirement. I: Regulated-output applications,” IEEE Trans. Power Electron., Vol. 16, No. 2, pp. 184-192, Mar. 2001.

[2] K. M. Cho, Y. D. Kim, I. H. Cho, and G. W. Moon, “Transformer integrated with additional resonant inductor for phase-shift full-bridge converter with primary clamping diodes,” IEEE Trans. Power Electron., Vol. 27, No. 5, pp. 2405-2414, May 2012.

[3] G. N. B. Yadav and N. L. Narasamma, “An active soft switched phase-shifted full-bridge DC-DC converter: analysis, modeling, design, and implementation,” IEEE Trans. Power Electron., Vol. 29, No. 9, pp. 4538-4550, Sep. 2014.

[4] E. H. Chu, X. T. Hou, H. G Zhang, M. Y. Wu, and X. C. Liu, “Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor,” IEEE Trans. Power Electron., Vol. 29, No. 3, pp. 1082-1093, Mar. 2014.

[5] L. Zhao, H. Li, Y. Hou, and Y. Yu, “Operation analysis of a phase-shifted full-bridge converter during the dead-time interval,” IET Power Electron., Vol. 9, No.9, pp. 1777-1783, Jul. 2016.

[6] X. Ruan and Y. Yan, “A novel phase-shifted zero-voltage-switched PWM converter employing an auxiliary resonant net,” Proc. IEEPEVD’96, pp. 23-25 Sep. 1996.

[7] W. Chen, X. Ruan, Q. Chen, and J. Ge, “Zero-voltage-switching PWM full bridge converter employing auxiliary transformer to reset the clamping diode current,” IEEE Trans. Power Electron., Vol. 25, No. 5, pp. 1149-1162, May 2010.

[8] X. Ruan and Y. Yan, “A novel zero-voltage and zero-current-switching PWM full-bridge converter using two diodes in series with the lagging leg,” IEEE Trans. Ind. Electron., Vol. 48, No. 4, pp. 777-785, Aug. 2001.

[9] H. S. Choi, J. W. Kim, and B. H. Cho, “Novel zero-voltage and zero current-switching (ZVZCS) full-bridge PWM converter using coupled output inductor,” IEEE Trans. Power Electron., Vol. 17, No. 5, pp. 641-648, Sep. 2002.

[10] S. Moiseev, K. Soshin, and M. Nakaoka, “Tapped-inductor filter assisted soft switching PWM dc-dc power converter,” IEEE Trans. Aerosp. Electron. Syst., Vol. 41, No. 1, pp. 174-179, Jan. 2005.

[11] T. F. Chen and S. Cheng, “A novel zero-voltage zero-current switching full-bridge PWM converter using improved secondary active clamp,” IEEE International Symposium on Industrial Electronics, Montreal, pp. 1683-1687, 2006.

[12] G. Ning, W. Chen, L. Shu, and X. Qu, “A hybrid ZVZCS dual-transformer-based full-bridge converter operating in DCM for MVDC grids,” IEEE Trans. Power Electron., Vol. 32, No. 7, pp. 5162-5170, Jul. 2017.

[13] H. Wu, Y. Lu, T. Mu, and Y. Xing, “A family of soft-switching DC-DC converters based on a phase-shift-controlled active boost rectifier,” IEEE Trans. Power Electron., Vol. 30, No. 2, pp. 657-667, Feb. 2015.

[14] A. Mousavi and G. Moschopoulos, “A new ZCS-PWM full-bridge DC–DC converter with simple auxiliary circuits,” IEEE Trans. Power Electron., Vol. 29, No. 3, pp. 1321-1330, Mar. 2014.



그림입니다.
원본 그림의 이름: image59.jpeg
원본 그림의 크기: 가로 148pixel, 세로 148pixel

Enhui Chu received his M.S. degree in automation from Northeastern University, Shenyang, China, in 1993, and his Ph.D. degree in electrical engineering from Yamaguchi University, Yamaguchi, Japan, in 2002. From 1997 to 1999, he was a visiting scholar and a researcher at Yamaguchi University, Yamaguchi, Japan. From 2003 to 2006, he was a researcher at Yutaka Electric Mfg. Co., Ltd. of Nippon Steel & Sumitomo Metal Corporation, Since 2006, he has been a professor with the College of Information Science and Engineering, Northeastern University, Shenyang, China. He has been working on power electronics and its applications. His research interests include power converters, medical electronics, auto-electronics, soft-switching techniques, and the application of soft-switching techniques in renewable energy power conversion systems.


그림입니다.
원본 그림의 이름: image60.png
원본 그림의 크기: 가로 178pixel, 세로 195pixel

Ping Lu received her B.S. degree in electrical engineering and automation from Qingdao Technological University, Qingdao, China, in 2014. She is currently working toward her M.S. degree in power electronics and power drives at Northeastern University, Shenyang, China. Her research interests include PWM DC/DC converters and soft-switching technology.


그림입니다.
원본 그림의 이름: image61.png
원본 그림의 크기: 가로 96pixel, 세로 114pixel

Chang Xu received his B.S. degree in wind energy and power engineering from the Shenyang University of Technology, Shenyang, China, in 2016. He is currently working toward his M.S. degree in power electronics and power drives at Northeastern University, Shenyang, China. His research interests include modeling, simulation, and control of soft-switching DC–DC converters.


그림입니다.
원본 그림의 이름: image62.jpeg
원본 그림의 크기: 가로 190pixel, 세로 176pixel

Jianqun Bao received her B.S. degree in electrical engineering and automation at Northeastern University, Shenyang, China, in 2017. She is currently working toward her M.S. degree in electrical engineering at Northeastern University, Shenyang, China. Her research interests include PWM DC/DC converters and soft-switching technology.