사각형입니다.

https://doi.org/10.6113/JPE.2019.19.2.431

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718



DAB Converter Based on Unified High-Frequency Bipolar Buck-Boost Theory for Low Current Stress


Jia-rong Kan, Yao-dong Yang*, Yu Tang**, Dong-chun Wu*, Yun-ya Wu*, and Jiang Wu***


†,*Department of Electrical Engineering, Yancheng Institute of Technology, Yancheng, China

**Department of Electrical Engineering, Hebei University of Technology, Tianjin, China

***Suzhou Power Supply Company, National Grid Jiangsu Electric Power Co., Suzhou, China



Abstract

This paper proposes a unified high-frequency bipolar buck-boost (UHFBB) control strategy for a dual-active-bridge (DAB), which is derived from the classical buck and boost DC/DC converter. It can achieve optimized current stress of the switches and soft switching in wider range. The UHFBB control strategy includes multi-control-variables, which can be achieved according to an algorithm derived from an accurate mathematical model. The design method for the parameters, such as the transformer turns ratio and the inductance, are shown. The current stress of the switches is analyzed for selecting an optimal inductor. The analysis is verified by the experimental results within a 500W prototype.


Key words: BCM, Current stress, DAB, DCM, High-frequency bipolar buck-boost, Multi-parameters solving


Manuscript received Jul. 14, 2018; accepted Nov. 10, 2018

Recommended for publication by Associate Editor Jongwon Shin.

Corresponding Author: kanjr@163.com Tel: +86-515-88168194, Fax: +86-515-88168666, Yancheng Institute of Technology

*Dept. of Electrical Eng., Yancheng Institute of Technology, China

**Dept. of Electrical Eng., Hebei University of Technology, China

***Suzhou power supply company, National grid Jiangsu Electric Power Co., China



Ⅰ. INTRODUCTION

Bidirectional DC/DC converters (BDCs) are widely used in aerospace applications [1], electrical vehicle chargers [2], distributed generation (DG) systems and AC or DC micro-grids [3] due to their bidirectional power flow, low cost, small volume and low weight. Therefore, they have attracted a lot of attention.

BDCs can be divided into two class, non-isolated and isolated [4], [5]. The non-isolated BDC is hard to achieve a high conversion efficiency if a high step-up or step-down voltage ratio is necessary. Meanwhile, the isolated BDC can match the input and output voltage by using a high frequency transformer and it can easily obtain a high efficiency. Generally, BDCs include current-fed and voltage-fed converters [6], [7]. In the current-fed BDC, the spike voltage is usually across the switches and a clamped circuit should be included in the converter, which increases the complexity and cost of the converter. The switches in the voltage-fed BDC are all clamped by filter capacitors. The advantages of the voltage-fed BDC have led to its wide adoption. The voltage-fed BDC can be achieved by reorganizing the classical DC/DC converter. The reorganized BDCs are symmetrical about the transformer, and include the flyback BDC [8], the flyback-forward hybrid BDC [9], the half-bridge BDC [10], the full-bridge BDC [11], etc. In large or medium power applications, the dual-active-bridge (DAB) is usually adopted due to its zero-voltage switching (ZVS) and its bidirectional power flow by a simple phase-shift control strategy [7]. In the DAB, the phase and pulse width of the AC square-wave voltages on both sides of the transformer can all be adjusted to achieve optimal efficiency [12], [13]. In recent years, many research results have been achieved in an effort to decrease the circulating energy, the current stress of the switches and the total loss [14].

The authors of [15] proposed a definition of extended phase shift to decrease the circulating energy and the switches conduction loss, which achieved a high efficiency. However, there are three independent control variables, which are the primary-side full-bridge duty ratio D1, the secondary-side full-bridge duty ratio D2 and their phase shift angle ϕ. The most optimized of the three variables method is not proposed in the paper and the circulating energy is not at the minimum value because D1 is a fixed value in the control strategy. A double phase-shift control strategy is proposed in an effort to achieve the minimum peak current [16]. However, D1 = D2 is designed for convenient control. Therefore, this method can be further optimized. According to the output power, a segment variable-frequency strategy is proposed to guarantee the optimized efficiency [17]. On the one hand, the realization of the segment variable-frequency is difficult to achieve. On the other hand, the adopted triangle current control results in more current stress. The full power loss model is built and the three variables mentioned above, D1, D2 and ϕ, are determined according to the principle of the minimum power loss [18]. However, the operation condition depends on the accuracy of the loss model and the modeling process is complicated. Moreover, ZVS in the DAB is somewhat determined by the workload [12].

The conventional control strategy for a DAB comprises of a voltage outer-loop and a current inner-loop [19], [20]. The feedback variable of the current inner-loop is the inductor current, which is generally filtered to obtain a smooth variable. The added low-pass filter affects the dynamic performance of the DAB. Hence, predictive current control is widely investigated [21]. However, the control effect of the predictive current control is determined by the accuracy of the measurement.

This paper proposes a method based on the unified high-frequency bipolar buck-boost theory for the DAB to overcome the shortcomings mentioned in [22]. The inductor current is designed in the discontinuous conduction mode (DCM) or the boundary conduction mode (BCM) in half of a switching cycle and the switching frequency is fixed, which guarantees that the switches realize ZVS or ZCS. Moreover, an algorithm for solving multi-variables is proposed for optimizing the current stress. The current sensor is removed and the dynamic performance is enhanced. Experimental results verify the high performance of the proposed method.



Ⅱ. MOTIVATION FOR INTRODUCING THE UNIFIED BIPOLAR BUCK-BOOST THEORY INTO A DAB

Fig. 1 shows the topology of a DAB which comprises of a low-voltage-side (LVS) full-bridge formed by S1-S4, a high-voltage-side (HVS) full-bridge formed by S5-S8, an inductor L, and a high-frequency transformer T with a turns ratio of 1:n. Cr1-Cr8 and D1-D8 are the parasitic capacitors and body diodes of the switches S1-S8, respectively. Uin and Uo are the input and output voltages, respectively. C1 and C2 are the filter capacitors in the LVS and HVS. respectively. iL is the current through the buffering inductor L. iS and uS are the secondary-side current and voltage of the transformer, respectively. uL1 and uL2 are the input-terminal and output-terminal voltages of the buffering inductor, respectively. Io is the output current of the DAB, and uL2 is input voltage of the transformer T.


그림입니다.
원본 그림의 이름: image1.png
원본 그림의 크기: 가로 3089pixel, 세로 1067pixel

Fig. 1. Topology of a DAB.


In the existing control strategy for the DAB, some shortcomings, such as switching surges, circulating current and high current stress of the switches, overly complicated control strategy, etc., decrease the efficiency and block the widespread use of the DAB. These shortcomings are expected to be overcome after using the method proposed in this paper.


A. Hard Switching

Under most conditions, the switches can achieve ZVS in the existing control strategy. However, there are some special conditions. The reason for the high diode reverse recovery loss under a light load with the conventional single phase-shift control strategy is analyzed in [23]. Moreover, there is also switching loss in some of the improved control strategies [15], [16], [23]. Fig. 2 shows an example of a DAB controlled by the dual-phase-shift strategy [16].


그림입니다.
원본 그림의 이름: image2.png
원본 그림의 크기: 가로 2816pixel, 세로 1773pixel

Fig. 2. Operational waveforms of a DAB controlled by the dual-phase-shift control strategy.


There are 10 modes in a switching cycle in Fig. 2. There is no surge voltage across the switches in the LVS because iL lags behind uL1. However, a surge voltage occurs repeatedly in the HVS switches in the transition from mode 1 (6) to mode 2 (7). The diode D7 and the switch S5 are conducting in state 1. Then the switch S7 is turned off and S8 is turned on when the state changes from mode 1 to mode 2. At this time, the diode D7 is immediately switched from a forward bias condition to a reverse bias condition, and the switch S7 is turned off with a large reverse recovery loss. Therefore, there is high switching loss condition as shown in Fig. 2. The cyan and black boxes shown in Fig. 2 show that there is circulating energy to the full-bridge in the LVS and HVS in the corresponding intervals because of the opposite polarities of the voltage and current.


B. Circulating Current and High Current Stress

Many methods have been proposed to decrease or eliminate circulating current [14], [15]. Moreover, a lot of studies have tried to achieve the minimum RMS value or peak value of iL. These two objections should be concurrent, which means that the RMS value of iL is decreased if the circulating current is well restrained [16], [24]. However, the existing control strategies cannot a good match for these two objectives. For example, main waveforms of the control strategy in [14] are shown in Fig. 3. It completely eliminates the circulating current. However, the RMS value of iL is still high. The duty ratios of the two bridges in both sides of the transformer are designed too short. Then the zero-time intervals of uL1 and uL2 are very long. There is current flowing though the switches in these time intervals. In half a switching cycle, the current in modes b-d cannot produce active power to the bridge in the LVS and the current in modes a, b and d cannot produce active power to the bridge in the HVS.


그림입니다.
원본 그림의 이름: image3.png
원본 그림의 크기: 가로 3200pixel, 세로 1654pixel

Fig. 3. Waveforms of the control strategy in [14].


C. Complexity of Control Strategy

In order to achieve a high efficiency, some control strategies adopt composite modulation methods according to the power boundary [24]-[27]. Although the composite modulation methods can obtain an optimized switching current stress, the calculation process is very complicated and it requires a high-performance digital chip to perform the calculations. On the other hand, the power boundary may have no closed-form solution and a numerical solver has to be used to determine the boundary power [24].

Therefore, the objective of this paper is to propose a simple modulation so the DAB can achieve soft switching, no circulating current, low current stress and high efficiency.



Ⅲ. PRINCIPLE OF HIGH-FREQUENCY BIPOLAR BUCK-BOOST THEORY

There is a large circulating current when using the conventional phase-shift strategy. If the stored energy in the buffering inductor L is entirely released in a positive or negative half switching cycle, that is the current iL=0 at the beginning of a positive or negative half switching cycle, the problem of circulating current can be solved.

A reasonable turns ratio of the transformer ‘n’ can match the unbalance between the input and output voltages. However, the fluctuation of Uin and Uo is very large and the amplitude relationship between uL1 and uL2 is not fixed. Therefore, the operation principle of a conventional buck and boost DC/DC converter can be introduced into DABs when they are operated in the DCM or the BCM. Assuming the input and output voltages of a buck and boost DC/DC converter are also Uin and Uo, the voltage across the inductor can be expressed as:

그림입니다.
원본 그림의 이름: image6.png
원본 그림의 크기: 가로 1073pixel, 세로 140pixel                (1)

Where A and B are the states on the two sides of the inductor in a buck or boost converter, and their values are shown in Table I. There are three modes in a switching cycle. The three modes are the current-increasing stage, the current-decreasing stage and the zero-current stage. If this operation principle is expanded to a high-frequency bipolar topology, the waveforms of uL1, uL2 and iL are shown in Fig. 4, which form the high-frequency bipolar buck or boost operation principle. Where, Dbu and Dbo are the bipolar buck and boost duty ratios, respectively.


TABLE I SWITCH STATE OF A DC CONVERTER

 

Buck

Boost

A

B

1   0   0

1   1   0

1   1   0

0   1   0


Fig. 4. Modulation strategy for a high-frequency bipolar buck-boost voltage. (a) High-frequency bipolar buck operation waveform (Uin>Uo/n). (b) High-frequency bipolar boost operation waveform (Uin<Uo/n).

그림입니다.
원본 그림의 이름: image4.png
원본 그림의 크기: 가로 3025pixel, 세로 697pixel

(a)

그림입니다.
원본 그림의 이름: image5.png
원본 그림의 크기: 가로 3080pixel, 세로 752pixel

(b)


Setting a voltage as threshold value, a proper operation mode can be selected according to the value of Uin and Uo, which can guarantee ZVS or ZCS of all the switches. However, this method has a number of obvious shortcomings.

1) When compared with the continuous conduction mode, the peak value of iL is larger in this method, which results in a larger current stress and a lower efficiency.

2) The converter may be unstable at the time of the transition from the buck mode to the boost mode, and vice versa. Moreover, the converter cannot work when Uin=Uo/n.

In order to retain the characteristic of ZVS and ZCS and to decrease the current stress of the switches, iL should be operated in the DCM or the BCM in every half switching cycle. Therefore, a unified high-frequency bipolar buck-boost control strategy can also be explored. Setting the voltage across the inductor is still satisfied with (1). This paper proposed the method shown in Table II.


TABLE II UNIFIED HIGH-FREQUENCY BIPOLAR BUCK/BOOST CONTROL STRATEGY

Duty ratio

Positive half cycle

 

Negative half cycle

d1

d2

d3

d4

 

d1

d2

d3

d4

A

B

1

0

1

1

0

1

0

0

 

-1

0

-1

-1

0

-1

0

0


Fig. 5. Modulation strategy for the unified high-frequency bipolar boost principle. (a) DCM. (b) B-BCM. (c) BCM.

그림입니다.
원본 그림의 이름: image8.png
원본 그림의 크기: 가로 2905pixel, 세로 836pixel

(a)

그림입니다.
원본 그림의 이름: image9.png
원본 그림의 크기: 가로 2912pixel, 세로 849pixel

(b)

그림입니다.
원본 그림의 이름: image10.png
원본 그림의 크기: 가로 2912pixel, 세로 916pixel

(c)


A switching cycle is divided into a positive and negative half cycle. Each half cycle has four modes and their duty ratios are d1, d2, d3 and d4, respectively. Their relationships are shown in Fig. 5.

그림입니다.
원본 그림의 이름: image7.png
원본 그림의 크기: 가로 2697pixel, 세로 1383pixel  (2)

In a positive half cycle, the operation principle of the former two modes whose duty ratios are d1 and d2 is similar to a boost DC/DC converter, and the operation principle of the medium two modes whose duty ratios are d2 and d3 is similar to a buck DC/DC converter. That is, the proposed control strategy in Table II is essentially a hybrid control combined with the buck and boost operation principle. The function of increasing or decreasing the voltage can be easily realized if the multi-duty-ratios are adjusted. Moreover, the control variables vary continuous. According to the input and output voltage values, not all of the four modes are included in a half switching cycle.

When nUin<Uo, the converter can be viewed as operating in the boost mode, and Fig. 5 shows the three different conditions. The inductor current iL is running in the DCM in a half switching cycle and there is no the third mode under a light load, that is d3=0, as shown in Fig. 5(a). The converter operating mode is shift from the DCM to the boundary-BCM (B-BCM) when the output power is equal to the boundary power PB_boost. In the B-BCM, d3 and d4 are always equal to zero. The corresponding waveforms are shown in Fig. 5(b). With the power further increasing, the converter is operated in the BCM and d3>0. The waveforms shown in Fig. 5(c) show that part buck operating mode joins in the modulation strategy to guarantee the BCM.


Fig. 6. Modulation strategy for the unified high-frequency bipolar buck principle. (a) DCM. (b) B-BCM. (c) BCM.

그림입니다.
원본 그림의 이름: image11.png
원본 그림의 크기: 가로 2992pixel, 세로 831pixel

(a)

그림입니다.
원본 그림의 이름: image12.png
원본 그림의 크기: 가로 2889pixel, 세로 746pixel

(b)

그림입니다.
원본 그림의 이름: image13.png
원본 그림의 크기: 가로 2992pixel, 세로 873pixel

(c)


When nUin>Uo, the converter can be viewed as operating in the buck mode. The corresponding waveforms are shown in Fig. 6 and its boundary power is PB_buck. The two boundary powers PB_boost and PB_buck can be obtained from the relationship in Fig. 5(b) and Fig. 6(b).

그림입니다.
원본 그림의 이름: image14.png
원본 그림의 크기: 가로 1729pixel, 세로 876pixel            (3)

The characteristics of the negative power flow are symmetrical with those of the positive power flow. In the following section, only the condition of the positive power flow is discussed.

From Fig. 5 and Fig. 6, it can be seen that all of the modes obey the rule in Table II. However, not all of d1-d4 are more than 0. Thus, a simple and unified algorithm can be used to solve these four duty-ratios. Moreover, there is no circulating current in the converter, and all of the switches can achieve ZVS or ZCS in all occasions. Hence, the object presented in Section II can be satisfied.



Ⅳ. ALGORITHM TO SOLVE MULTIPLE VARIABLES

In Fig. 5(c) and Fig. 6(c), y1 and y2 are the current values of iL at the end of the first and second modes, respectively. Their expressions are independent of the size of nUin and Uo. The operation conditions of the DCM and the B-BCM are also included in the operation condition of the BCM. For example, if d1=0 and d2+ d3<1, it is operated in the bipolar buck DCM. The other conditions can be summed up in Table III.


TABLE III RELATIONSHIP BETWEEN THE OPERATION CONDITION AND THE DUTY RATIOS

 

DCM

B-BCM

BCM

bipolar boost

d3=0; d1+d2<1;

d4=1-d1-d2

d1+d2=1;

d3=0; d4=0

d1+d2+ d3=1;

d4=0

bipolar buck

d1=0; d2+d3<1;

d4=1-d2-d3

d2+d3=1;

d1=0; d4=0

d1+d2+ d3=1;

d4=0


It should be noted that iL is operated in the BCM or the DCM, which determines that iL is equal to 0 at the beginning of the positive or negative half switching cycle. Therefore:

그림입니다.
원본 그림의 이름: image15.png
원본 그림의 크기: 가로 793pixel, 세로 317pixel                   (4)

그림입니다.
원본 그림의 이름: image16.png
원본 그림의 크기: 가로 1992pixel, 세로 319pixel           (5)

The third duty ratio, d3, can be achieved according to equilibrium of the current increasing and decreasing.

그림입니다.
원본 그림의 이름: image17.png
원본 그림의 크기: 가로 1745pixel, 세로 358pixel            (6)

The part of iL in modes 2 and 3 can be delivered to the filter capacitor in the HVS, while iL in mode 1 cannot be delivered to the filter capacitor in the HVS. Hence, the following relationship can be achieved based on the fact that the output current Io in the primary side is equal to the mean value of iL in modes 2 and 3.

그림입니다.
원본 그림의 이름: image18.png
원본 그림의 크기: 가로 2712pixel, 세로 414pixel    (7)

The variable d3 in (7) can be replaced by (6). Then:

그림입니다.
원본 그림의 이름: image19.png
원본 그림의 크기: 가로 2177pixel, 세로 414pixel       (8)

Solving the solution of (8), it is possible to achieve:

그림입니다.
원본 그림의 이름: image20.png
원본 그림의 크기: 가로 1425pixel, 세로 430pixel               (9)

그림입니다.
원본 그림의 이름: image21.png
원본 그림의 크기: 가로 977pixel, 세로 143pixel                 (10)

where:

그림입니다.
원본 그림의 이름: image22.png
원본 그림의 크기: 가로 1209pixel, 세로 142pixel, 그림입니다.
원본 그림의 이름: image23.png
원본 그림의 크기: 가로 698pixel, 세로 165pixel, 그림입니다.
원본 그림의 이름: image24.png
원본 그림의 크기: 가로 761pixel, 세로 165pixel, 그림입니다.
원본 그림의 이름: image25.png
원본 그림의 크기: 가로 1761pixel, 세로 357pixel, 그림입니다.
원본 그림의 이름: image26.png
원본 그림의 크기: 가로 641pixel, 세로 353pixel, 그림입니다.
원본 그림의 이름: image27.png
원본 그림의 크기: 가로 1041pixel, 세로 357pixel

According to Fig. 5 and Fig. 6, iL can be divided into three parts in a half switching cycle, and only the parts in modes 2 and 3 can be delivered to the output filter capacitor. Hence, if (d2+d3) is bigger, i.e. the waveform of iL is smooth, the current stress of the switches is smaller under the same output power. Setting y= d2+d3, the task of the algorithm is to deduce the proper value of d1, d2 and d3 when y is at its maximum value. Substituting (9) and (10) into the expression of y yields:

그림입니다.
원본 그림의 이름: image28.png
원본 그림의 크기: 가로 2193pixel, 세로 430pixel         (11)

Taking the derivative with respect to d1 yields:

그림입니다.
원본 그림의 이름: image29.png
원본 그림의 크기: 가로 2889pixel, 세로 317pixel(12)

Setting (12) equal to 0, the value of d1, which is denoted by d1y, can be achieved when y is at its maximum value.

그림입니다.
원본 그림의 이름: image30.png
원본 그림의 크기: 가로 1609pixel, 세로 432pixel            (13)

Solving the parameters d1, d2 and d3 has three possibilities depending on the size of nUin and Uo and the sum of d1, d2 and d3.


A. 그림입니다.
원본 그림의 이름: image31.png
원본 그림의 크기: 가로 657pixel, 세로 146pixel

Under this condition, x1 and x3-x6 are all more than zero, while x2<0. Therefore, the quantity under the square root sign in (9) is automatically more than zero. If d2 is guaranteed to be a positive value, it must satisfy (14).

그림입니다.
원본 그림의 이름: image32.png
원본 그림의 크기: 가로 1872pixel, 세로 436pixel           (14)

After substituting the values of d1x1, d1y and d1z1 into (11), the value of d1 can be selected as one of d1x1, d1y or d1z1, which guarantees that the value of y is at its maximum.


B. 그림입니다.
원본 그림의 이름: image33.png
원본 그림의 크기: 가로 657pixel, 세로 146pixel

Under this condition, x1, x2, x4 and x6 are all less than zero, while x3 and x5 are more than zero. The quantity under the square root sign in (9) and the value of d2 must be all more than zero. Thus, it must satisfy the following expression.

그림입니다.
원본 그림의 이름: image34.png
원본 그림의 크기: 가로 2145pixel, 세로 414pixel        (15)

After substituting the values of d1x2, d1y and d1z2 into (11), the value of d1 can be selected as one of d1x2, d1y or d1z2, which guarantees that y is at its maximum value.

The values of d2 and d3 can be easily obtained from (9) and (10).

Another possible condition is d1+d2+d3>1 which states that a variable-frequency is needed in the modulation. To realize constant -frequency control, the value of d1+d2+d3 must be equal to 1, which is viewed as one of the known conditions.


C. d1+d2+d3=1

First, d3 can be determined according to this known condition.

그림입니다.
원본 그림의 이름: image35.png
원본 그림의 크기: 가로 930pixel, 세로 143pixel               (16)

Under this condition, (8) is still correct and the d3 in (16) can be substituted by (8). Then:

그림입니다.
원본 그림의 이름: image36.png
원본 그림의 크기: 가로 1497pixel, 세로 358pixel            (17)

If the d2 in (17) is guaranteed to be a positive value:

그림입니다.
원본 그림의 이름: image37.png
원본 그림의 크기: 가로 945pixel, 세로 353pixel               (18)

Eq. (8) is still correct and the d2 in (17) can be substituted by (8). Then:

그림입니다.
원본 그림의 이름: image38.png
원본 그림의 크기: 가로 2409pixel, 세로 645pixel      (19)

The value of d1 can be determined according to (18) and (19).

그림입니다.
원본 그림의 이름: image39.png
원본 그림의 크기: 가로 1273pixel, 세로 381pixel             (20)

where:

그림입니다.
원본 그림의 이름: image40.png
원본 그림의 크기: 가로 2625pixel, 세로 627pixel

The values of d2 and d3 can be achieved according to (16) and (17). The whole process for the calculation of d1, d2 and d3 described above is shown in Fig. 7. It is noted that the load-current Io is substituted by the reference current Io*. The process in the flowchart shown in Fig. 7 is in accordance with the calculation process (4)-(20), which can be easily realized by a digital signal processor (DSP).


그림입니다.
원본 그림의 이름: image41.png
원본 그림의 크기: 가로 3089pixel, 세로 2837pixel

Fig. 7. Flowing chart for solving multi-variables.


The switch driven signals can be obtained by a proper modulation strategy after achieving the values of d1, d2 and d3. The control strategy for a DAB is shown in Fig. 8. It can be seen that the current sensor can be removed and that there is no feedback variable in the current inner-loop when compared with the conventional method, which can greatly improve the dynamic performance.


그림입니다.
원본 그림의 이름: image42.png
원본 그림의 크기: 가로 3105pixel, 세로 1500pixel

Fig. 8. Bipolar buck/boost control strategy for a DAB.


Fig. 9. Duty ratio curves varying with the output power. (a) Uin=42V. (b) Uin=45.5V. (c) Uin=49V. (d) Uin=52.5V. (e) Uin=56V.

그림입니다.
원본 그림의 이름: image43.png
원본 그림의 크기: 가로 2577pixel, 세로 1957pixel

(a)

그림입니다.
원본 그림의 이름: image44.png
원본 그림의 크기: 가로 2585pixel, 세로 2051pixel

(b)

그림입니다.
원본 그림의 이름: image45.png
원본 그림의 크기: 가로 2641pixel, 세로 2036pixel

(c)

그림입니다.
원본 그림의 이름: image46.png
원본 그림의 크기: 가로 2656pixel, 세로 2049pixel

(d)

그림입니다.
원본 그림의 이름: image47.png
원본 그림의 크기: 가로 2656pixel, 세로 2035pixel

(e)


Fig. 9 shows that the duty ratio curves vary with the output power and different input voltage when Uo=380V, L=6μH and n=380/49. The multi-duty-ratios have the following characteristics.

1. d1 is always more than d3 when nUin<Uo because the boost voltage is dominant in this time, and vice versa. In addition, d1 is always less than d3 when nUin>Uo because the buck voltage is dominant in this time. When nUin=Uo, d1 is always equal to d3.

2. The sum of d1, d2 and d3 becomes gradually larger with the output power increasing, and the DAB is operated in the BCM when d1 + d2 +d3=1.

3. The DAB is operated in the BCM when Uin=Uo/n and the boundary power in this time is zero. The boundary power gradually becomes larger when Uin is far from Uo/n. The lager the difference between Uin and Uo/n is, the smaller the operation range of the BCM becomes. The boundary power curve is shown in Fig. 10 according to (2) and (3).


그림입니다.
원본 그림의 이름: image48.png
원본 그림의 크기: 가로 2952pixel, 세로 1509pixel

Fig. 10. Boundary power curve varying with the output power.


4. Not all of the conditions have four modes. For example, the first mode does not exist when d1=0 and the fourth mode does not exist when d1+ d2 +d3=1.



Ⅴ. PARAMETERS DESIGN

Two parameters should be deliberatively designed in the main circuit of the DAB shown in Fig. 1. One is the transformer turns ratio n and the other is the inductance L. The current stress of the switch is at its minimum when the input voltage Uin is equal to the output voltage in the primary-side of the transformer (Uo/n). Considering the fluctuation range of Uin, n is set to Uo/Uin_mid, where Uin_mid is the mid-point value of the fluctuation range of Uin.

A typical application of a DAB is the charger and discharger for an accumulator in a DC micro-grid. The typical parameters are: Uin 42-56V, Uo 380V, switching frequency 40kHz, and rated power 500W.

Uin_mid, the mid-point value of the fluctuation range of Uin, is equal to 49V. Thus, the transformer turns ratio n can be determined by Uo/Uin_mid and its value is 7.755(380/49). There are two methods to design the inductance L in [12]. One method is that the value of L should be as small as possible to decrease the reactive power. The other method aims at expanding the range of ZVS, and the value of L should be as large as possible under the condition of guaranteeing the rated output power. These two methods have their advantages and disadvantages. In this paper, the value of L is designed for the minimum RMS value of iL, which is proportional to the switches RMS current.

The subsection function of iL in Fig. 5 and Fig. 6 can be achieved according to y1 and y2 in (4) and (5) in a half switching cycle. Thus, the RMS value of iL can be obtained.

그림입니다.
원본 그림의 이름: image49.png
원본 그림의 크기: 가로 2497pixel, 세로 394pixel       (21)

The calculation of IL needs to know the values of d1, d2 and d3. However, they cannot be expressed by a continuous function. A simulation model for calculating d1, d2 and d3 is built using MATLAB/Simulink. The achieved duty ratios are used to calculate IL. The curves of IL, varying with the input voltage, are shown in Fig. 11 with different output powers and different values of the inductance L. It can be seen that IL is small with a bigger inductance (such as 10μH in the figure) under a light load. However, IL increases quickly with a larger inductance when compared with a smaller inductance when the output power increases. The value of IL is big and becomes violent with variations of the input voltage Uin under a smaller inductance (such as 2.5μH in the figure). Therefore, the principle for selecting the inductance is to avoid the two conditions mentioned above. The mediate values, such as 5μH and 7.5μH, are satisfied with the principle. On the one hand, IL changes smoothly with a varying of the input voltage. On the other hand, IL is at its optimized state from a light load to a full load. Considering the overall condition mentioned above, L=6μH is selected.


Fig. 11. IL curves varying with Uin using different inductors. (a) P=100W. (b) P=200W. (c) P=300W. (d) P=400W. (e) P=500W.

그림입니다.
원본 그림의 이름: image50.png
원본 그림의 크기: 가로 1945pixel, 세로 1563pixel

(a)

그림입니다.
원본 그림의 이름: image51.png
원본 그림의 크기: 가로 1945pixel, 세로 1554pixel

(b)

그림입니다.
원본 그림의 이름: image52.png
원본 그림의 크기: 가로 1897pixel, 세로 1578pixel

(c)

그림입니다.
원본 그림의 이름: image53.png
원본 그림의 크기: 가로 1969pixel, 세로 1578pixel

(d)

그림입니다.
원본 그림의 이름: image54.png
원본 그림의 크기: 가로 1897pixel, 세로 1564pixel

(e)



Ⅵ. CURRENT STRESS COMPARISON WITH THE CLOSED FORM METHOD

In [24], a closed form solution strategy has been proposed to achieve the optimized RMS value of iL and the minimum conduction loss. Thus, the RMS value of iL controlled by the proposed method in this paper is compared with the closed form solution strategy for determining the advantages and disadvantages of the proposed modulation strategy in this paper.


그림입니다.
원본 그림의 이름: image55.png
원본 그림의 크기: 가로 2776pixel, 세로 1568pixel

Fig. 12. IL value comparison between the closed form solution and the method proposed in his paper.


According to the strategy in [24], it is possible to obtain the transformer turns ratio n1=7.755 and the optimized inductance L1=12.86μH with the same input voltage, output voltage and output power. Fig. 12 shows an IL value comparison between the closed form solution in [24] and the method proposed in this paper. The comparison results are as follows.

1. The IL value controlled by the proposed method is a little more than that of the strategy in [24] under a light load, which can be seen from 100W curves.

2. The IL value controlled by the proposed method is approximately equal to that of the strategy in [24] when the output power is near 300W.

3. The IL value controlled by the proposed method is significantly less than that of the strategy in [24] when the output power is greater than 300W.

4. The IL value controlled by the proposed method is less than that of the strategy in [24] in the whole output range when Uin= Uo/n.

It can be seen that the method proposed in this paper has a larger current stress when compared with the strategy in [24] under a light load. However, it can be found that the modulation strategy in the proposed method under a light load is identical to that of the strategy in [24]. The larger current stress under a light load with the proposed strategy results from the small inductance of the buffering inductor. Fig. 13 shows waveforms from [24] using triangular current mode modulation (TCM). There are three parameters in the TCM: the primary-side bridge duty-ratio D1, the secondary-side bridge duty-ratio D2 and their phase-shift angle φ. Moreover, φ= D1-D2 when Uin< Uo/n, and φ= D2-D1 when Uin> Uo/n. Although the control parameters of the proposed method and the closed-form solution in [24] are different, the essentials of their operation are the same under a light load. The reason for a lager IL under a light load of the proposed strategy is that it uses a smaller inductance in the proposed method. The larger inductance can make the current waveform smooth when iL is operated in the DCM, which leads to a smaller RMS value of iL.


Fig. 13. Modulation strategy of TCM in [24] under a light load. (a) Uin>Uo/n. (b) Uin<Uo/n.

그림입니다.
원본 그림의 이름: image56.png
원본 그림의 크기: 가로 3056pixel, 세로 794pixel

(a)

그림입니다.
원본 그림의 이름: image57.png
원본 그림의 크기: 가로 3025pixel, 세로 832pixel

(b)


Therefore, the requirements in Section II, such as soft switching, no circulating current, low current stress and high efficiency are fulfilled.



Ⅶ. EXPERIMENTAL VERIFICATION


TABLE IV PARAMETERS FOR THE DAB PROTOTYPE

Components

Parameters

Input voltage Uin

42-56V

Output voltage Uo

380V

n

7.755

S1-S4

IRFB4110

S5-S8

C2M0080120D

Pmax

500W

L

6μH


In order to verify the performance of the proposed control strategy, a 500W prototype is implemented. The circuit components and electric specifications are chosen as Table IV and a photo of the prototype is shown in Fig. 14.


그림입니다.
원본 그림의 이름: image58.png
원본 그림의 크기: 가로 3249pixel, 세로 2671pixel

Fig. 14. Photo of the prototype.


Fig. 15(a)-(c) show waveforms under different input voltages when the output power is 300W. It can be seen that all three conditions are operated under the BCM, i.e. d1+d2+d3=1, which guarantees a smaller current stress of the switches. However, the value of (d1+d2+d3) is less than 1 with a decrease of the output power. Fig. 15(d) shows the condition where the DAB is operated in the DCM when Uin=42V and P=100W. At this time, the DAB is at a voltage boost and d3 is equal to zero.


Fig. 15. Waveforms of a DAB with different input voltages and powers. (a) Uin=42V, P=300W. (b) Uin=49V, P=300W. (c) Uin=56V, P=300W. (d) Uin=42V, P=100W.

그림입니다.
원본 그림의 이름: image59.png
원본 그림의 크기: 가로 2752pixel, 세로 2256pixel

(a)

그림입니다.
원본 그림의 이름: image60.png
원본 그림의 크기: 가로 2809pixel, 세로 2262pixel

(b)

그림입니다.
원본 그림의 이름: image61.png
원본 그림의 크기: 가로 2769pixel, 세로 2262pixel

(c)

그림입니다.
원본 그림의 이름: image62.png
원본 그림의 크기: 가로 2705pixel, 세로 2280pixel

(d)


Fig. 16 shows waveforms of a leading switch and a lagging switch in the LVS. Fig. 16(a) shows waveforms of the leading switch S1, which include its driven waveform uS1, the voltage across the drain and source terminals uDS1, and its through current iDS1. There is almost no voltage spike in uDS1. Fig. 16(b) and Fig. 16(c) are the turning on and turning off processes of S1, respectively. Fig. 16(d) shows waveforms of the lagging switch S2, and Fig. 16(e) and Fig. 16(f) are the turning on and turning off processes of S2, respectively. The soft switching condition of S2 is same as that of the leading switch S1. It can be seen that the switches in the LVS can also obtain ZVZCS, regardless of the leading switch or the lagging switch.


Fig. 16. Soft switching condition of switches in the LVS. (a) Waveforms of the leading switch S1. (b) Turn on process of S1. (c) Turn off process of S1. (d) Waveforms of the lagging switch S2. (e) Turn on process of S2. (f) Turn off process of S2.

그림입니다.
원본 그림의 이름: image63.png
원본 그림의 크기: 가로 2705pixel, 세로 2202pixel

(a)

그림입니다.
원본 그림의 이름: image64.png
원본 그림의 크기: 가로 2561pixel, 세로 2179pixel

(b)

그림입니다.
원본 그림의 이름: image65.png
원본 그림의 크기: 가로 2656pixel, 세로 2186pixel

(c)

그림입니다.
원본 그림의 이름: image66.png
원본 그림의 크기: 가로 2705pixel, 세로 2171pixel

(d)

그림입니다.
원본 그림의 이름: image67.png
원본 그림의 크기: 가로 2609pixel, 세로 2163pixel

(e)

그림입니다.
원본 그림의 이름: image68.png
원본 그림의 크기: 가로 2712pixel, 세로 2185pixel

(f)


Efficiency curves of the proposed control strategy for a DAB are shown in Fig. 17. It can be seen that the maximum efficiency is about 95%. The whole efficiency is at its highest when Uin=49V because the current stress is smallest under the same power.


그림입니다.
원본 그림의 이름: image69.png
원본 그림의 크기: 가로 2936pixel, 세로 2053pixel

Fig. 17. Efficiency of a DAB under the control of the proposed strategy.


The main loss of a DAB includes the conduction loss of the switches S1-S4 Pcon_S14, the conduction loss of the switches S5-S8 Pcon_S58, the core loss and copper loss of the buffering inductor and transformer PFe, PCu. Some other loss Pother, such as the losses in the driving circuit, auxiliary power supply, DSP and other analog chips, occupies a small percentage of the total loss. Fig. 18 shows the loss percentage of the different kinds of losses mentioned above. PFe and PCu are the main loss under a light load. Under a heavy load, the conduction loss of the switches are the main loss in a DAB.


Fig. 18. Pie diagrams of the loss breakdown of a DAB controlled by the proposed strategy when the input voltage is Uin=42 V. (a) P= 125W. (b) P = 250W. (c) P = 375W. (d) P = 500W.

그림입니다.
원본 그림의 이름: image70.png
원본 그림의 크기: 가로 1849pixel, 세로 1443pixel

(a)

그림입니다.
원본 그림의 이름: image71.png
원본 그림의 크기: 가로 1881pixel, 세로 1552pixel

(b)

그림입니다.
원본 그림의 이름: image72.png
원본 그림의 크기: 가로 1865pixel, 세로 1638pixel

(c)

그림입니다.
원본 그림의 이름: image73.png
원본 그림의 크기: 가로 1817pixel, 세로 1574pixel

(d)



Ⅷ. CONCLUSION

A control strategy for a DAB based on the high-frequency bipolar buck-boost principle is proposed in this paper. This strategy is derived from the classical DC/DC buck and boost converter operation principle. The proposed strategy guarantees that the inductor current is operated in the DCM or the BCM which leads to ZVS or ZCS of the switches, and high efficiency. An algorithm for solving the multi-variables is proposed and the specific flow is given. The calculation flow is simple and can be easily realized by a DSP. According to the solution of the multi-duty-ratios, the RMS value of iL can be achieved, which is used to determine the parameters of the turns ratio and inductance. Experimental results verify that the proposed method has high performance.



REFERENCES

[1] R. T. Naayagi, A. J. Forsyth, and R. Shuttleworth, “High-power bidirectional DC–DC converter for aerospace applications,” IEEE Trans. Pow. Electron., Vol. 27, No. 11, pp. 4366-4379, Nov. 2012.

[2] S. Choi, Y. Kim, I. Lee, and J. Lee, “Isolated PFC converter based on an ADAB structure with harmonic modulation for EV chargers,” J. Power Electron., Vol. 18, No. 2, pp. 383-394, Mar. 2018.

[3] B. Zhao, Q. Song, and W. Liu, “A practical solution of high-frequency-link bidirectional solid-state transformer based on advanced components in hybrid microgrid,” IEEE Trans. Ind. Electron., Vol. 62, No. 7, pp. 4587-4597, Jul. 2015.

[4] H. Ardi, R. R. Ahrabi, and S. N. Ravadanegh, “Non-isolated bidirectional DC-DC converter analysis and implementation,” IET Power Electron., Vol. 7, No. 12, pp. 3033-3044, Dec. 2013.

[5] J. Kan, S. Xie, Y. Tang, and Y. Wu, “Voltage-fed dual Active bridge bidirectional DC/DC converter with an immittance network,” IEEE Trans. Power Electron., Vol. 29, No. 7, pp. 3582-3590, Jul. 2014.

[6] X. Pan and A. K. Rathore, “Current-fed soft-switching push–pull front-end converter-based bidirectional inverter for residential photovoltaic power system,” IEEE Trans. Power Electron., Vol. 29, No. 11, pp. 6041-6051, Nov. 2014.

[7] L. Jiang, Y. Sun, M. Su, H. Wang, and H. Dan, “Optimized operation of dual-active-bridge DC-DC converters in the soft-switching area with triple-phase-shift control at light loads,” J. Power Electron., Vol. 18, No. 1, pp. 45-55, Jan. 2018.

[8] S. Y. Tseng, C. T. Hsieh, and C. M. Yang, “Interleaved flyback converter with turn-on/off   for poultry stunning applications,” in Proc. IEEE APEC, pp. 1999-2005, 2008.

[9] F. Zhang and Y. Yan, “Novel forward–flyback hybrid bidirectional DC–DC converter,” IEEE Trans. Ind. Electron., Vol. 56, No. 5, pp. 1578-1584, May 2009.

[10] F. Z. Peng, L. Hui, and S. G. Jia, “A new ZVS bidirectional DC–DC converter for fuel cell and battery application,” IEEE Trans. Power Electron., Vol. 19, No. 1, pp. 54-65, Jan. 2004.

[11] G. G. Oggier and M. Ordonez, “High efficiency DAB converter using switching sequences and burst-mode,” IEEE Trans. Pow. Electron., Vol. 31, No. 3, pp. 2069-2082, Mar. 2016.

[12] A. Rodr´ıguez, A. V´azquez, and D. G. Lamar, “Different purpose design strategies and techniques to improve the performance of a dual active bridge with phase-shift control,” IEEE Trans. Pow. Electron., Vol. 30, No. 2, pp. 790-804, Feb. 2015.

[13] W. Lee, H. Choi, Y. Cho, M. Ryu, and J. Jung, “Design methodology of a three-phase dual active bridge converter for low voltage direct current applications,” J. Power Electron., Vol. 18, No. 2, pp. 482-491, Mar. 2018.

[14] H. Bai and C. Mi “Eliminate reactive power and increase system efficiency of isolated bidirectional dual-active-bridge DC–DC converters using novel dual-phase-shift control,” IEEE Trans. Pow. Electron., Vol. 23, No. 6, pp. 2905-2914, Jun. 2008.

[15] B. Zhao, Q. Yu, and W. Sun, “Extended-phase-shift control of isolated bidirectional DC–DC converter for power distribution in microgrid,” IEEE Trans. Pow. Electron., Vol. 27, No. 11, pp. 4667-4680, Nov. 2012.

[16] B. Zhao, Q. Song, and W. Liu, “Efficiency characterization and optimization of isolated bidirectional DC–DC converter based on dual-phase-shift control for DC distribution application,” IEEE Trans. Power Electron., Vol. 28, No. 4, pp. 1711-1727, Apr. 2013.

[17] Z. Zhang, Y. Cai, and Y. Zhang, “A distributed architecture based on micro-bank modules with self-reconfiguration control to improve the energy efficiency in the battery energy storage system,” IEEE Trans. Power Electron., Vol. 31, No. 1, pp. 304-317, Jan. 2016.

[18] F. Krismer and J. W. Kolar, “Efficiency-optimized high-current dual active bridge converter for automotive applications,” IEEE Trans. Power Electron., Vol. 27, No. 7, pp. 2745-2760, Jul. 2012.

[19] G. D. Demetriades and H. P. Nee, “Dynamic modeling of the Dual-Active Bridge topology for high-power applications,” in Proc. IEEE APEC, pp. 15-19, 2008.

[20] T. Zhao, G. Wang, and S. Bhattacharya, “Voltage and power balance control for a cascaded H-bridge converter-based solid-state transformer,” IEEE Trans. Power Electron, Vol. 8, No. 4, pp. 1523-1532, Apr. 2013.

[21] P. Cortes, M. P. Kazmierkowski, and R. M. Kennel, “Predictive control in power electronics and drives,” IEEE Trans. Ind. Electron., Vol. 55, No. 12, pp. 4312-4324, Dec. 2008.

[22] J. Kan, Y. Wu, Y. Tang, B. Zhang, and Z. Zhang, “Dual active full-bridge bidirectional converter for V2G charger based on high-frequency AC buck-boost control strategy,” in Proc. IEEE ITEC, pp. 46-50, 2016.

[23] T. Hirose, M. Takasaki, and Y. Ishizuka, “A power efficiency improvement technique for a bidirectional dual active bridge dc-dc converter at light load,” IEEE Trans. Ind. Appl., Vol. 50, No. 6, pp. 4047-4055, Nov./Dec. 2014.

[24] F. Krismer and J. W. Kolar, “Closed form solution for minimum conduction loss modulation of DAB converters,” IEEE Trans. Power Electron., Vol. 27, No. 1, pp. 174-188, Jan. 2012.

[25] H. Zhou and A. M. Khambadkone, “Hybrid modulation for dual-active bridge bidirectional converter with extended power range for ultracapacitor application,” IEEE Trans. Ind. Appl., Vol. 45, No. 4, pp. 1434-1442, Apr. 2009.

[26] F. J. Wu, F. Feng, and H. B. Goay, “Cooperative triple-phase-shift control for isolated DAB DC-DC converter to improve current characteristics,” IEEE Trans. Ind. Electron., Early Access, 2018.

[27] G. G. Oggier, G. O. GarcÍa, and A. R. Oliva ,“Switching control strategy to minimize dual active bridge converter losses,” IEEE Trans. Power Electron., Vol. 24, No. 7, pp. 1826-1838, Jul. 2009.



그림입니다.
원본 그림의 이름: image74.jpeg
원본 그림의 크기: 가로 175pixel, 세로 207pixel

Jia-rong Kan was born in Jiangsu, China, in 1979. He received his M.S. degree in Electrical Engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2007. He joined the School of Electrical Engineering, Yancheng Institute of Technology, Yancheng, China, in 2007, where he is presently working as an Associate Professor. He is the holder of five patents and is the author or coauthor of more than 40 technical papers. His current research interests include power electronics in renewable energy generation.


그림입니다.
원본 그림의 이름: image75.emf
원본 그림의 크기: 가로 242pixel, 세로 284pixel

Yao-dong Yang was born in Hebei Province, China. He received his B.S. degree in Electrical Engineering from the Hebei University of Technology, Tianjin, China, in 2017, where he is presently studying high frequency power electronics as a graduate student. His current research interests include power electronics and control, which include high frequency power conversions and specific harmonic elimination.


그림입니다.
원본 그림의 이름: image76.jpeg
원본 그림의 크기: 가로 170pixel, 세로 201pixel

Yu Tang received his B.S. and Ph.D. degrees in Electrical Engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2003 and 2008, respectively. He joined the Department of Electrical Engineering, NUAA, in 2008, where he is presently working as an Associate Professor. He holds two Chinese patents and has published more than 50 papers in journals and conference proceedings. His current research interests include power electronics in renewable energy generation.


그림입니다.
원본 그림의 이름: image77.jpeg
원본 그림의 크기: 가로 190pixel, 세로 223pixel

Dong-chun Wu was born in Jiangsu, China, in 1975. He received his M.S. degree in Material Processing Engineering from Hohai University, Nanjing, China, in 2007. After graduating, he joined the School of Electrical Engineering, Yancheng Institute of Technology, Yancheng, China, where he is presently working as an Associate Professor. He is the author or coauthor of more than 20 technical papers. His current research interests include power electronics in renewable energy generation and computer control technology.


그림입니다.
원본 그림의 이름: image78.jpeg
원본 그림의 크기: 가로 190pixel, 세로 225pixel

Yun-ya Wu was born in Jiangsu, China, in 1979. She received her M.S. degree in Computer Technology from the Nanjing University of Science and Technology, Nanjing, China, in 2010. She joined the School of Electrical Engineering, Yancheng Institute of Technology, Yancheng, China, in 2001, where she is presently working as a Lecturer. Her current research interests include control strategies for the grid-connected inverters in microgrids.


그림입니다.
원본 그림의 이름: image79.emf
원본 그림의 크기: 가로 242pixel, 세로 284pixel

Jiang Wu was born in Shandong, China. He received his B.S. degree from Shandong University, Jinan, China, in 2013. From 2013 to 2017, he was a Junior Electrical Engineer for the State Grid of China. From 2017 to 2018, he worked as a Senior Electrical Engineer for the State Grid of China. His current research interests include power electronics and control, which include the fault diagnosis of electrical machines, new energy generation, control technologies, and relay protection technology of power systems.