사각형입니다.

https://doi.org/10.6113/JPE.2019.19.3.613

ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718



Adaptive Digital Predictive Peak Current Control Algorithm for Buck Converters


Yu Zhang*, Yiming Zhang*, Xuhong Wang, and Wenhao Zhu*


†,*Faculty of Information Technology, Beijing University of Technology, Beijing, China



Abstract

Digital current control techniques are an attractive option for DC-DC converters. In this paper, a digital predictive peak current control algorithm is presented for buck converters that allows the inductor current to track the reference current in two switching cycles. This control algorithm predicts the inductor current in a future period by sampling the input voltage, output voltage and inductor current of the current period, which overcomes the problem of hardware periodic delay. Under the premise of ensuring the stability of the system, the response speed is greatly improved. A real-time parameter identification method is also proposed to obtain the precision coefficient of the control algorithm when the inductance is changed. The combination of the two algorithms achieves adaptive tracking of the peak inductor current. The performance of the proposed algorithms is verified using simulations and experimental results. In addition, its performance is compared with that of a conventional proportional-integral (PI) algorithm.


Key words: Adaptive control, Buck converter, Parameter identification, Peak current control, Predictive algorithm


Manuscript received Jul. 23, 2018; accepted Jan. 6, 2019

Recommended for publication by Associate Editor Chun-An Cheng.

Corresponding Author: wangxuhong0909@163.com Tel: +86-10-6739-6621, Fax: +86-10-6739-6621, Beijing Univ. of Tech.

* Faculty of Information Tech., Beijing University of Technology, China



Ⅰ. INTRODUCTION

In the past three decades, the control of switch mode power supplies has been predominantly implemented using analog components [1]-[5]. However, with the emergence of powerful and low-cost digital signal processors (DSPs), digital control is becoming an increasingly attractive alternative to analog options [6]-[8]. Digital control offers the potential advantages of lower sensitivity to parameter variations, programmability and the possibility to improve performance using more advanced control schemes. As a result, microprocessors and DSP-based digital control have become widespread in the motor control and power electronic converter fields [9]-[12].

However, one of the major drawbacks of digital controllers is the inherent time delay of the control-loop structure. This delay results from both the zero-order-hold (ZOH) and the computational time delay required for analog-to-digital conversion (ADC), computations and pulse-width modulation (PWM) generation. In buck converters, all of these delays are usually equal to a complete sampling period, namely one switching cycle if it is equal to the switching period, since the duty ratio can only be updated at the beginning of each switching cycle. Such delays significantly degrade the control loop performance, which reduces the controller bandwidth.

In order to improve the performance of digital controllers, many predictive current control techniques have been proposed to compensate for time delays [13]-[18]. In [19], the authors put forward a predictive digital interpolation current control for DC-DC converters. This control is based on the inductor current trajectory and uses two sampled values of the current to generate the duty ratio in the same switching period without requiring knowledge of the input voltage, output voltage and inductance. However, the control precision of this method is not high. The method proposed in [20] considers disturbances of the inductor current but not those of the reference current. Therefore, when the reference current is disturbed, the inductor current cannot achieve stability in two switching cycles. In [21], the author put forward an improved current control algorithm. However, the requirements for the hardware devices are high, which is not conducive to real applications. An approximate predictive technique using linear extrapolation has been proposed for buck converters in [22]. However, the duty ratio can only be updated once in two switching cycles, which reduces the transient performance of the controller. Two predictive digital current control schemes were introduced in [23] but they had drawbacks and limitations.

In this paper, a new adaptive predictive peak current control algorithm for buck converters is proposed. The basic concept of this algorithm is to calculate the value of the duty ratio based on measured samples of the current and voltage signals so that the inductor current can track the reference current within two switching cycles. The algorithm is derived from an analysis of the inductor current waveform of a buck converter operating in the continuous conduction mode (CCM). This algorithm is both simple and easy to implement on digital chips. The response speed is greatly improved when compared to a conventional PI control algorithm. In addition, a real-time parameter identification method is introduced to solve the problem of small-range fluctuations of the inductance during long-term operation. Simulations and experimental results demonstrate the performance of the proposed control algorithm.



Ⅱ.CURRENT FEEDBACK LOOP CONTROL DESIGN

The proposed algorithm is developed using a basic buck converter. Therefore, the results are based on the buck topology. Fig. 1 shows the topology of a digital controller that employs an outer voltage loop and an inner current loop. The system uses an ADC to obtain digital values of the analog variables for processing in a DSP to generate the corresponding digital values of the reference current and duty ratio. In the last step, DPWM action is performed to control the state of the converter switch by means of a leading-edge modulation.


그림입니다.
원본 그림의 이름: image6.png
원본 그림의 크기: 가로 3175pixel, 세로 2413pixel

Fig. 1. Digital controller for a DC-DC converter.


A. Small-Signal Model of the Buck Converter

The state-space averaging method proposed by Middlebrook and Cuk [24], and Slobodan and Middlebrook [25] in 1976 is used in this study. This method bridges the gap that was believed to exist between the state-space technique and the averaging technique for modeling power stages. In recent years, it has become a very popular modeling method for both switching converters and resonant circuits. It has been especially used for modeling power stages. A small-signal model of a buck converter based on this method is shown in Fig. 2.


그림입니다.
원본 그림의 이름: image7.png
원본 그림의 크기: 가로 3063pixel, 세로 838pixel

Fig. 2. Small-signal model of a buck converter.


Where Vin and D are the input voltage and duty ratio in the steady state. In addition, L, C and R are the inductance, capacitance and load, respectively. 그림입니다.
원본 그림의 이름: 1.JPG
원본 그림의 크기: 가로 132pixel, 세로 78pixel, 그림입니다.
원본 그림의 이름: 2.JPG
원본 그림의 크기: 가로 132pixel, 세로 75pixel, 그림입니다.
원본 그림의 이름: 3.JPG
원본 그림의 크기: 가로 123pixel, 세로 84pixel and 그림입니다.
원본 그림의 이름: 4.JPG
원본 그림의 크기: 가로 111pixel, 세로 84pixel are small-signal values of the corresponding variables.

The corresponding transfer functions are obtained as follows. The control-to-output voltage transfer function, the control-to-inductor current transfer function, and the output impedance transfer functions are defined as:

그림입니다.
원본 그림의 이름: 5.JPG
원본 그림의 크기: 가로 546pixel, 세로 222pixel                     (1)

그림입니다.
원본 그림의 이름: 6.JPG
원본 그림의 크기: 가로 606pixel, 세로 210pixel                  (2)

그림입니다.
원본 그림의 이름: 7.JPG
원본 그림의 크기: 가로 360pixel, 세로 159pixel                            (3)


B. Proposed Current Control Algorithm

Assuming a continuous mode operation for the buck converter topology, it is possible to differentiate the two states that correspond to the position of the main switch, as shown in Fig. 3. Then the slope of the inductor current can be obtained for each operating state. Their equations are expressed as:

그림입니다.
원본 그림의 이름: 8.JPG
원본 그림의 크기: 가로 336pixel, 세로 171pixel                            (4)

그림입니다.
원본 그림의 이름: 9.JPG
원본 그림의 크기: 가로 213pixel, 세로 156pixel                                (5)

where Su represents the increasing slope of the current when the switch is on, and Sd represents the decreasing slope of the current when the switch is off. vin and vo are the input and output voltages, respectively.


그림입니다.
원본 그림의 이름: image8.png
원본 그림의 크기: 가로 2676pixel, 세로 2154pixel

Fig. 3. Buck topology in the CCM. (a) Switch is on. (b) Switch is off.


Based on this analysis of the buck circuit, the inductor current waveform can be determined as shown in Fig. 4, where the solid line corresponds to the steady-state operation and the dotted line shows the current with a disturbance at the beginning of the switching cycle in both cases.


그림입니다.
원본 그림의 이름: image13.png
원본 그림의 크기: 가로 2713pixel, 세로 2562pixel

Fig. 4. Inductor current waveform of a buck converter with a leading edge. (a) Inductor current disturbance. (b) Reference current disturbance.


In Fig. 4 (a) and 4 (b), two different types of disturbances are shown and the transient responses of the inductor current are slightly different. Ts is the switching period, which is equal to the sampling cycle. is(n-1), is(n) and is(n+1) represent the sampling value of the inductor current at the peak at the beginning of every switching cycle. ico and ic are the reference current values before and after the disturbance, respectively.

dn is the duty ratio in the (n)th switching cycle, which satisfies:

그림입니다.
원본 그림의 이름: 10.JPG
원본 그림의 크기: 가로 414pixel, 세로 333pixel                                 (6)

Since the switching cycle is usually very short, it can be assumed that the input and output voltages are constant during the switching cycle. That is:

그림입니다.
원본 그림의 이름: 11.JPG
원본 그림의 크기: 가로 789pixel, 세로 306pixel                      (7)

As can be seen from the waveform in Fig. 4, the inductor current at the end of one cycle can be expressed as:

그림입니다.
원본 그림의 이름: 12.JPG
원본 그림의 크기: 가로 975pixel, 세로 108pixel               (8)

In the actual hardware equipment, there is a certain delay between the sampling and the update of the duty ratio. Therefore, if the delay is ignored, the system loses stability.

In order to solve this hardware delay problem, the inductor current of the next cycle is predicted in advance. Thus, it can track the reference current at the end of the cycle. The restrictions for the sampling value are continuously relaxed and it is assumed that the input and output voltages remain constant in the two switching cycles.

그림입니다.
원본 그림의 이름: 13.JPG
원본 그림의 크기: 가로 873pixel, 세로 321pixel                        (9)

The predicted peak inductor current can be deduced at the end of two switching cycles using the following expression:

그림입니다.
원본 그림의 이름: 14.JPG
원본 그림의 크기: 가로 1161pixel, 세로 243pixel         (10)

Substituting (9) into (4) and (5) results in:

그림입니다.
원본 그림의 이름: 15.JPG
원본 그림의 크기: 가로 552pixel, 세로 141pixel                                 (11)

그림입니다.
원본 그림의 이름: 16.JPG
원본 그림의 크기: 가로 729pixel, 세로 171pixel                            (12)

By substituting (11), (12), (9), and (6) in (10), the predictive peak current equation is obtained as:

그림입니다.
원본 그림의 이름: 17.JPG
원본 그림의 크기: 가로 1293pixel, 세로 345pixel        (13)

By simplifying (13), the expression of the discrete-time domain of the duty ratio is derived as:

그림입니다.
원본 그림의 이름: 18.JPG
원본 그림의 크기: 가로 1089pixel, 세로 210pixel              (14)

The difference in (14) is transformed into the z-domain which yields:

그림입니다.
원본 그림의 이름: 19.JPG
원본 그림의 크기: 가로 1113pixel, 세로 207pixel              (15)

그림입니다.
원본 그림의 이름: 20.JPG
원본 그림의 크기: 가로 1293pixel, 세로 204pixel       (16)

To perform a small-signal analysis, it is necessary to add the disturbance to the steady state and then assume:

그림입니다.
원본 그림의 이름: 21.JPG
원본 그림의 크기: 가로 540pixel, 세로 546pixel                               (17)

where the variables with the hat symbols represent the small-signal disturbance values and the variables in capital letters represent the steady-state values of the corresponding variables. Substituting (17) into (16), yields:

그림입니다.
원본 그림의 이름: 22.JPG
원본 그림의 크기: 가로 1140pixel, 세로 372pixel         (18)

At this point, the small-signal approximation is performed, wherein the disturbance from the steady-state values is negligible when compared to the steady-state values.

그림입니다.
원본 그림의 이름: CLP000015642a66.bmp
원본 그림의 크기: 가로 373pixel, 세로 537pixel                                     (19)

Then by using approximations, it is possible to neglect all of the nonlinear terms, such as the second-order terms in (18), and reobtain a linear system, which includes the steady-state duty ratio modulation D. After separating the steady-state (DC) and dynamic disturbance (AC) parts of (18), the following results are arrived at for the proposed algorithm. The steady-state (DC) duty ratio equation is:

그림입니다.
원본 그림의 이름: 24.JPG
원본 그림의 크기: 가로 1233pixel, 세로 186pixel         (20)

The dynamic disturbance (AC) small-signal duty ratio equation is:

그림입니다.
원본 그림의 이름: 25.JPG
원본 그림의 크기: 가로 1398pixel, 세로 372pixel     (21)

Replacing the coefficient of the perturbation variable yields:

그림입니다.
원본 그림의 이름: 26.JPG
원본 그림의 크기: 가로 1182pixel, 세로 135pixel            (22)

where:

그림입니다.
원본 그림의 이름: 27.JPG
원본 그림의 크기: 가로 594pixel, 세로 573pixel                                 (23)

Using (22), a block diagram of the current loop is obtained as shown in Fig. 5.


그림입니다.
원본 그림의 이름: image32.png
원본 그림의 크기: 가로 2701pixel, 세로 878pixel

Fig. 5. Current loop block diagram.


In order to facilitate the analysis, the s-domain transfer function is derived by using a bilinear transformation method. First, the inner feedback voltage loop is obtained:

그림입니다.
원본 그림의 이름: 28.JPG
원본 그림의 크기: 가로 495pixel, 세로 168pixel                                 (24)

Second, the reference current-to-inductor current and the input voltage-to-inductor current transfer functions are deduced.

그림입니다.
원본 그림의 이름: 29.JPG
원본 그림의 크기: 가로 1152pixel, 세로 201pixel            (25)

그림입니다.
원본 그림의 이름: 30.JPG
원본 그림의 크기: 가로 1035pixel, 세로 219pixel                 (26)


C. Stability Analysis

The stability properties of the predictive peak current control under leading edge modulation can be determined by examining the waveforms in Fig. 4 and using (14). There is an inductor current with a disturbance of 그림입니다.
원본 그림의 이름: 31.JPG
원본 그림의 크기: 가로 84pixel, 세로 78pixelor a reference current with a disturbance of 그림입니다.
원본 그림의 이름: 32.JPG
원본 그림의 크기: 가로 93pixel, 세로 75pixelat the beginning of the (n-1)th switching cycle. The duty ratio dn-1 cannot be updated until the next switching cycle due to the periodic delay of the hardware system. Therefore, the duty ratio dn-1 remains the steady duty ratio Dss prior to the disturbance.

When the circuit is in the steady state, the following equation applies:

그림입니다.
원본 그림의 이름: 33.JPG
원본 그림의 크기: 가로 243pixel, 세로 174pixel                                      (27)

Therefore, (14) can be simplified to (28).

그림입니다.
원본 그림의 이름: 34.JPG
원본 그림의 크기: 가로 867pixel, 세로 195pixel                 (28)

Equation (29) is equivalent to (28).

그림입니다.
원본 그림의 이름: 35.JPG
원본 그림의 크기: 가로 1020pixel, 세로 99pixel            (29)

where:

그림입니다.
원본 그림의 이름: 36.JPG
원본 그림의 크기: 가로 1185pixel, 세로 315pixel

The duty ratio dn is a linear function of the disturbance and it is directly proportional to the disturbance of the reference current and negatively proportional to the disturbance of the inductor current. After the duty ratio dn has been computed using (28), it is necessary to eliminate the current disturbance and to ensure that the peak inductor current reaches the reference current by the end of the (n)th switching cycle.

Finally, the circuit returns to the steady state.

The duty ratio dn+1 is derived using (28).

그림입니다.
원본 그림의 이름: 37.JPG
원본 그림의 크기: 가로 1092pixel, 세로 207pixel       (30)

Since the duty cycle update has a periodic delay, it is defined as:

그림입니다.
원본 그림의 이름: 38.JPG
원본 그림의 크기: 가로 345pixel, 세로 216pixel                                   (31)

Using (28), the changes in the input and output voltages during two adjacent switching cycles are ignored. Therefore, the duty ratio dn+1 is obtained as follows:

그림입니다.
원본 그림의 이름: 39.JPG
원본 그림의 크기: 가로 264pixel, 세로 87pixel                                      (32)

It can be seen from the theoretical analysis that after the adjustment of the two switching cycles, the inductor current makes the duty ratio dn+1 equal to the duty ratio of the steady state. Therefore, the circuit reaches the steady state again.


D. Small-Signal Analysis of Current Loop

A buck converter, as shown in the schematic in Fig. 1, is built to verify the control strategy. The specifications of the converter are shown in Table I. The sampling frequency of the ADC is equal to the switching frequency.


TABLE I BUCK CONVERTER PARAMETERS

Input voltage (그림입니다.
원본 그림의 이름: image43.png
원본 그림의 크기: 가로 189pixel, 세로 111pixel)

60 V

Output voltage (그림입니다.
원본 그림의 이름: image44.png
원본 그림의 크기: 가로 177pixel, 세로 111pixel)

20~30 V

Inductance (L)

100 μH

Capacitance (C)

480 μF

Load (R)

3 Ω

Switching frequency (그림입니다.
원본 그림의 이름: image45.png
원본 그림의 크기: 가로 177pixel, 세로 151pixel)

20 kHz


In order to evaluate the predictive current controller performance, Bode diagrams of the predictive current control algorithm are drawn and shown in Fig. 6 and Fig. 7.


그림입니다.
원본 그림의 이름: CLP000015640001.bmp
원본 그림의 크기: 가로 1338pixel, 세로 1242pixel

Fig. 6. Comparison of open-loop Bode diagrams of the reference current-to-inductor current transfer function and the input voltage-to-inductor current transfer function.


그림입니다.
원본 그림의 이름: CLP000015640002.bmp
원본 그림의 크기: 가로 1314pixel, 세로 1240pixel

Fig. 7. Comparison of closed-loop Bode diagrams of the reference current-to-inductor current transfer function and the input voltage-to-inductor current transfer function.


The Bode diagrams are similar for the open-loop frequency responses, i.e., Giv_open-loop and Gii_open-loop. In fact, Giv _open-loop is equivalent to adding a negative proportional constant to the Gii_open-loop, which causes the input voltage to produce a larger amplitude attenuation and a larger phase lag. The periodic delay of the hardware devices is equivalent to adding an open-loop zero-point to the right half of the s-plane, which changes the digital control into a non-minimum phase system and reduces the stability of the system. However, the proposed predictive control algorithm is used to compensate for the phase delay caused by the open-loop zero-point, which improves the stability of the system. The cut-off frequency of the amplitude frequency response caused by the reference current disturbance is 1.65 kHz, which is consistent with engineering requirements (1/20fs<fc<1/5fs). This ensures the response speed of the system and inhibits high-frequency interference such as the switching frequency. In addition, the cut-off frequency of the amplitude frequency response caused by the input voltage disturbance is 27 Hz. This reduces the high-frequency interference from the input voltage.

In the closed-loop frequency responses, all of the roots of the closed-loop characteristic equation are distributed in the left half of the s-plane. The bandwidth of the Gii_closed-loop is 2.2 kHz, which ensures the dynamic response speed of the system. However, the amplitude frequency response of the Giv_closed-loop is a negative value, which indicates that the disturbance caused by the input voltage is inhibited after passing the current loop. Therefore, the input voltage disturbance is greatly attenuated by the action of the current loop. The step response of the Gii_closed-loop is shown in Fig. 8 and the input signal is tracked at 100us (in two switching cycles). The step response of the Giv_closed-loop is shown in Fig. 9 and the input disturbance is suppressed.


그림입니다.
원본 그림의 이름: image51.emf
원본 그림의 크기: 가로 554pixel, 세로 495pixel

Fig. 8. Step response of the Gii_closed-loop.


그림입니다.
원본 그림의 이름: image52.emf
원본 그림의 크기: 가로 554pixel, 세로 425pixel

Fig. 9. Step response of the Giv_closed-loop.


Fig. 10 shows an experimental platform for testing the closed-loop frequency response of the buck circuit, and Fig. 11 is the experimental schematic circuit for measuring the closed-loop frequency response.


그림입니다.
원본 그림의 이름: image53.png
원본 그림의 크기: 가로 2776pixel, 세로 2585pixel

Fig. 10. Closed-loop frequency response test platform.


그림입니다.
원본 그림의 이름: image54.png
원본 그림의 크기: 가로 3088pixel, 세로 1384pixel

Fig. 11. Experimental schematic circuit for measuring the closed- loop frequency response.


As can be seen from Fig. 11, the 87521A T/R test set module of an Agilent 4395A network analyzer injects a sinusoidal disturbance signal with a fixed amplitude and a continuously varying frequency into the control loop. The disturbance signal is superimposed with the sampled signal of the inductor current. Then it is passed through the digital controller and the power-stage circuit. Finally, it is fed back to the B port of network analyzer.

The parameters of the disturbance signal are as follows:

Start frequency to end frequency: 10 Hz to 10 kHz.

Scanning bandwidth: 10 Hz.

Signal amplitude: 224 mV.

Power source: 0 dB.

The experimental test results are consistent with the theoretical proof of the stability analysis in part C. The amplitude- frequency response for the bandwidth of the system is about 2 kHz, which is basically consistent with the software simulation waveform in section III of this paper.


E. Parameter Identification

During long-term operation of the system, the inductance fluctuates due to increases in temperature, aging of the magnetic core, etc. Therefore, the coefficient of the control algorithm has to be changed in real time. Otherwise, the tracking performance of the inductor current declines and the system becomes unstable. Thus, a simple and practical real-time parameter identification method is proposed.

Replacing the reference current ic(n+1) with the sampling current is(n+1) in (8) yields:

그림입니다.
원본 그림의 이름: 40.JPG
원본 그림의 크기: 가로 936pixel, 세로 93pixel             (33)

Substituting (11) and (12) into (33) yields:

그림입니다.
원본 그림의 이름: 41.JPG
원본 그림의 크기: 가로 1233pixel, 세로 180pixel     34)

The formula is simplified as follows:

그림입니다.
원본 그림의 이름: 42.JPG
원본 그림의 크기: 가로 555pixel, 세로 180pixel                               (35)

where, 그림입니다.
원본 그림의 이름: 43.JPG
원본 그림의 크기: 가로 222pixel, 세로 165pixel

By identifying the parameter k0, the error caused by the direct identification of a very small inductance is solved. Then the parameter k0 is directly substituted into (23). Thus, the new coefficient A(z) of the control algorithm is immediately updated.

When the system is in the steady state, the numerator and the denominator both approach zero and it is not possible to determine the parameter k0 at this time. The inductor current and duty ratio can only be changed when the system is disturbed and only the parameter k0 can be solved at this time.

그림입니다.
원본 그림의 이름: 44.JPG
원본 그림의 크기: 가로 555pixel, 세로 99pixel                   (36)

where the parameter ε is a threshold designed by the user.

In the simulations and experiments in this study, the threshold of the current difference is set to 1 A. If an increase in the accuracy of the parameter k0 identification is desired, the average of multiple inductor currents obtained from multiple switching cycles can be used.



Ⅲ. SOFTWARE SIMULATION RESULTS

A computer simulation of the predictive peak current algorithm-controlled buck converter operating in the CCM is performed with the circuit parameters shown in Table I. A predictive control algorithm (10) and a non-predictive control algorithm (8) are used to obtain inductor current waveforms as shown in Fig. 12.


그림입니다.
원본 그림의 이름: image60.jpeg
원본 그림의 크기: 가로 459pixel, 세로 359pixel

Fig. 12. Comparison of inductor current waveforms of the predictive and non-predictive algorithms.


When the delay of the digital control system is not taken into consideration, the inductor current (based on the non- predictive algorithm) produces oscillations. Therefore, in order to realize stable operation of the inductor current, the inductor current must be predicted one switching cycle in advance.

It can be seen from Fig. 13 and Fig. 14 that the reference current can be tracked completely for two switching cycles, regardless of whether the reference current increases or decreases. In fact, the delay of the first cycle is caused by hardware device sampling, algorithm operation, etc. The delay cannot be eliminated and can only be minimized. Therefore, the algorithm achieves tracking in only two switching cycles.


그림입니다.
원본 그림의 이름: image61.jpeg
원본 그림의 크기: 가로 459pixel, 세로 345pixel

Fig. 13. Transient tracking waveform of the inductor current when the reference current decreases (from 15 A to 12 A).


그림입니다.
원본 그림의 이름: image62.jpeg
원본 그림의 크기: 가로 459pixel, 세로 348pixel

Fig. 14. Transient tracking waveform of the inductor current when the reference current increases (from 12 A to 15 A).


In Fig. 15, a positive inductor current disturbance with an amplitude of 3 A is superimposed on the inductor current at 0.005 seconds. After two switching cycles, namely at 0.0051 seconds, the inductor current achieves tracking of the reference current again. Thus, the system stabilizes at this time. Similarly, a negative inductor current disturbance with an amplitude of - 3 A is added to the inductor current at 0.0052 seconds. Subsequently, the reference current is tracked in the second switching cycle after a delay of one switching cycle. Eventually, the system returns to the stable state.


그림입니다.
원본 그림의 이름: image63.jpeg
원본 그림의 크기: 가로 460pixel, 세로 300pixel

Fig. 15. Transient tracking waveform of the inductor current when an inductor current disturbance is introduced.


The parameter k0 can be identified only when the inductor current disturbance is greater than the threshold. The larger the inductor current disturbance, the more accurate the identification result becomes. Fig. 16 shows the identification result of an inductor current disturbance of 3 A. The parameter k0 has a value of 2 in the stable state. This value is substituted into (23). Thus, the control coefficient is updated.


그림입니다.
원본 그림의 이름: image64.jpeg
원본 그림의 크기: 가로 606pixel, 세로 496pixel

Fig. 16. Identification parameter k0 at the time of an inductor current disturbance.


In Fig. 17, the reference current decreases from 15 A to 12 A at 0.017 seconds. After two switching cycles, it is tracked by the inductor current at 0.0171 seconds. At this time, the inductor current disturbance satisfies the threshold of the parameter k0 identification, and the result for the parameter k0 is 2 (L = 100 μH, Ts = 50 μs). At 0.0172 seconds, an increase in the inductance (L = 150 μH) causes a decrease in the inductor current. However, the inductor current disturbance does not reach the threshold of the parameter k0 identification  at this time. Therefore, the control coefficient cannot be updated in real time and the reference current cannot be tracked within two switching cycles. Thus, the controller performance decreases.


그림입니다.
원본 그림의 이름: image65.jpeg
원본 그림의 크기: 가로 460pixel, 세로 473pixel

Fig. 17. Adaptive control process of the parameter k0 self-identification.


The reference current increases from 12 A to 15 A at 0.0175 seconds. Because the control coefficient has not been updated, a current tracking error occurs at 0.0176 seconds. However, the inductor current disturbance satisfies the threshold of the parameter k0 identification at this time, and the identification result is 3 (L = 150 μH, Ts = 50 μs). The control coefficient is updated at this time. Therefore, the reference current can be accurately tracked after two switching cycles at 0.0177 seconds. The predictive peak current control with self-adaptive parameters has been achieved.



Ⅳ. EXPERIMENTAL RESULTS

The performance of the proposed predictive peak current control scheme has also been experimentally investigated. The scheme was implemented on a TMS320F28335 TI DSP chip, which has an on-board 12-bit ADC and a DPWM with a 16-bit counter. The parameters of the buck converter are listed in Table I.

In Figs. 18, 19 and 20, inductor current and output voltage tracking waveforms of the conventional PI control method are shown as the reference current increases. It is assumed that the integral parameter ki is unchanged and that the proportional parameter kp is gradually increasing.

When the parameter kp is 0.001, the stability of the inductor current waveform is optimal. However, the adjustment time for the inductor current and output voltage is longer. In Fig. 19, the parameter kp is 0.002. In the case of a mutation of the reference current, the inductor current produces oscillations, which decreases the stability of the system. This occurs even though the adjustment time of the inductor current and the output voltage have been reduced when compared to the case shown in Fig. 18. In Fig. 20, the parameter kp is increased to 0.003. In this case, the inductor current causes larger oscillations than in the case shown in Fig. 19. Although the adjustment time has been further shortened, the inductor current does not reach its stable state.


그림입니다.
원본 그림의 이름: image66.png
원본 그림의 크기: 가로 3125pixel, 세로 1533pixel

Fig. 18. Conventional PI control with kp=0.001, ki=0.001.


그림입니다.
원본 그림의 이름: image67.png
원본 그림의 크기: 가로 3138pixel, 세로 1533pixel

Fig. 19. Conventional PI control with kp =0.002, ki =0.001.


그림입니다.
원본 그림의 이름: image68.png
원본 그림의 크기: 가로 3138pixel, 세로 1542pixel

Fig. 20. Conventional PI control with kp =0.003, ki =0.001.


Therefore, it is difficult for a conventional PI control method to simultaneously take a rapid transient response and stability into account. In addition, the selection of the parameters requires previous engineering experience for continuous testing.

Fig. 21 and Fig. 22 show the transient responses of the inductor current waveform using the proposed predictive control when the reference current increases and decreases, respectively. The transient response of the inductor current has been greatly improved over that of the conventional PI control method without weakening its stability.


그림입니다.
원본 그림의 이름: image69.JPG
원본 그림의 크기: 가로 1572pixel, 세로 783pixel

Fig. 21. Proposed predictive control as the reference current increases.


그림입니다.
원본 그림의 이름: image70.png
원본 그림의 크기: 가로 3138pixel, 세로 1533pixel

Fig. 22. Proposed predictive control as the reference current decreases.


Fig. 23 and Fig. 24 are obtained by amplifying the waveforms 40 times. It can be seen that the reference current is accurately tracked by the inductor current in two switching cycles, i.e., 100 μs. Most importantly, the inductor current does not oscillate.


그림입니다.
원본 그림의 이름: image71.png
원본 그림의 크기: 가로 3125pixel, 세로 1533pixel

Fig. 23. Local waveform magnified 40 times as the reference current decreases.


그림입니다.
원본 그림의 이름: image72.png
원본 그림의 크기: 가로 3138pixel, 세로 1542pixel

Fig. 24. Local waveform magnified 40 times as the reference current increases.


Fig. 25 and Fig. 26 show transient response experimental waveforms of the inductor current when the inductor current itself is disturbed. It can be seen that the inductor current returns to the stable state of 15 A after two switching cycles regardless of whether the inductor current increases or decreases after being disturbed.


그림입니다.
원본 그림의 이름: image73.png
원본 그림의 크기: 가로 3076pixel, 세로 1491pixel

Fig. 25. Transient tracking experimental waveform of the inductor current when the inductor current increases (from 15 A to 17 A).


그림입니다.
원본 그림의 이름: image74.png
원본 그림의 크기: 가로 3076pixel, 세로 1516pixel

Fig. 26. Transient tracking experimental waveform of the inductor current when the inductor current decreases (from 15 A to 13 A).


Fig. 27 shows an identification waveform of the parameter k0, which can only be identified when the inductor current is disturbed. The current threshold for the identification parameter k0 in the experiment was set to 2 A. In order to eliminate interference, the average value of five consecutive identification tests was used as the result of the parameter k0. In the experiment, the inductance is converted between 100 μH and 120 μH. At an inductance of 100 μH or 120 μH, the identified parameter k0 fluctuates around 2 or 2.4, respectively. This indicates that the identification error is small.


그림입니다.
원본 그림의 이름: image75.png
원본 그림의 크기: 가로 3051pixel, 세로 1848pixel

Fig. 27. Identification of the experimental waveform of the parameter k0 at the time of an inductor current disturbance.


When the reference current is disturbed, the inductor current is over-regulated after two switching cycles. This occurs because the inductance has been converted from 120 μH to 100 μH. However, the parameter k0 identification result has not been updated, which causes the controller parameters to be larger than the correct value. This in turn, results in over- regulation of the inductor current. However, after four switching cycles, the inductor current tracks the reference current well.

As can be seen in Fig. 29, the inductor current is under- regulated after two switching cycles. This occurs because the inductance has been converted from 100 μH to 120 μH, which causes the controller parameters to be smaller than the correct value. This in turn, results in under-regulation of the inductor current. Similarly, after four switching cycles, the inductor current tracks the reference current.


그림입니다.
원본 그림의 이름: image76.png
원본 그림의 크기: 가로 3138pixel, 세로 1542pixel

Fig. 28. Partial magnification (20,000 times) of area 1.


그림입니다.
원본 그림의 이름: image77.png
원본 그림의 크기: 가로 3076pixel, 세로 1525pixel

Fig. 29. Partial magnification (20,000 times) of area 2.



Ⅴ. ADVANTAGES AND DISADVANTAGES

Under the premise of circuit stability, the predictive current control method proposed in this paper achieves rapid tracking of the inductor current within two switching cycles, which greatly improves the transient response speed of the current.

However, this current control method also has some disadvantages.

1. The controller parameters are sensitive to drifts of the inductance. If the inductance cannot be accurately identified, the transient tracking performance of the inductor current is degraded.

2. When the current disturbance is large, the duty ratio of the adjacent two switching cycles changes greatly, which is likely to result in damage to the switching device.

3. Since data acquisition, processing and calculations are required for each switching cycle, the hardware requirements for the ADC and the controller are high when the switching frequency is high.



Ⅵ. CONCLUSIONS

In this paper, a predictive peak current control algorithm for the digital operation of buck converters has been presented.

One of the major limitations of digital control is its limited performance due to computational time delay and sampling delay. In this study, it has been shown that the proposed control scheme overcomes the delay problem and improves the stability of the system. By predicting the inductor current when the current is disturbed, the reference current is tracked in only one switching cycle after the delay period ends.

The design procedure of the controller is simple and load independent. Furthermore, a simple and practical method for the inductance identification is proposed to solve the problem of decreased control performance when the inductance changes. Experimental results are obtained and compared with results obtained using a conventional PI control strategy. Under the premise of system stability, the response speed of the inductor current is improved.

Although this paper focused on a buck converter application, similar concepts can be extended to other converter topologies.



Acknowledgment

This work was supported by Beijing Science and Technology Plan for the Key Project of Deep Earth Detection Technology (the Development of Large Depth Aviation Electromagnetic Detection System) under Grant No. Z181100005718001.



References

[1] C. W. Deisch, “Simple switching control method changes power converter into a current source,” IEEE Power Electronics Specialists Conference, pp. 300-306, Jun. 1978.

[2] R. Richard, and N. O. Sokal, “Current-mode control, five different types, used with the three basic classes of power converters: Small-signal AC and large-signal DC characterization, stability requirements, and implementation of practical circuits,” IEEE Power Electronics Specialists Conference, pp. 771-785, Jun. 1985.

[3] D. Maksimović, “Design of the clamped-current high- power-factor boost rectifier,” IEEE Trans. Ind. Appl., Vol. 31, No. 5, pp. 986-992, Oct. 1995.

[4] R. D. Middlebrook, “Modeling current-programmed buck and boost regulators,” IEEE Trans. Power Electron., Vol. 4, No. 1, pp. 36-52, Feb. 1989.

[5] R. B. Ridley, “A new, continuous-time model for current- mode control,” IEEE Trans. Power Electron., Vol. 6, No. 2, pp. 271-280, May 1991.

[6] R. R. Boudreaux, R. M. Nelms, and J. Y. Hung, “Simulation and modeling of a DC-DC converter controlled by an 8-bit microcontroller,” IEEE Applied Power Electronics Conference and Exposition, 1997.Apec '97 Conference Proceedings, Vol. 2, pp. 963-969, Mar. 1997.

[7] K. Yao, Y. Meng, P. Xu, and F. C. Lee, “Design considerations for VRM transient response based on the output impedance,” IEEE Trans. Power Electron., Vol. 18, No. 6, pp. 1270-1277, Nov. 2003.

[8] C. Souvik, and S. Das, “A digital current-mode control technique for DC-DC converters,” IEEE Trans. Power Electron., Vol. 21, No. 6, pp. 1718-1726, Nov. 2006.

[9] A. H. Mitwalli, S. B. Leeb, G. C. Verghese, and V. J. Thottuvelil, “An adaptive digital controller for a unity power factor converter,” IEEE Trans. Power Electron., Vol. 11, No. 2, pp. 374-382, Apr. 1996.

[10] S. Buso, P. Mattavelli, L. Rossetto, and G. Spiazzi, “Simple digital control improving dynamic performance of power factor preregulators,” IEEE Trans. Power Electron., Vol. 13, No. 5, pp. 814-823, Sep. 1998.

[11] A. R. Oliva, S. S. Ang, and G. E. Bortolotto, “Digital control of a voltage-mode synchronous buck converter,” IEEE Trans. Power Electron., Vol. 21, No. 1, pp. 157-163, Jan. 2006.

[12] M. Run, Z. Qiao, T. Qiaoling, Z. Xuecheng, and C. Xiaofei, “Multiloop minimum switching cycle control based on nonaveraged current discrete-time model for buck converter,” IEEE Trans. Power Electron., Vol. 32, No. 4 pp. 3143-3152, Apr. 2017.

[13] H. Michael and S. A. Shirsavar, “Microcontroller-based peak current mode control using digital slope compensation,” IEEE Trans. Power Electron., Vol. 27, No. 7, pp. 3340-3351, Jul. 2012.

[14] L. Y. Shin and C. A. Yeh, “Predictive digital-controlled converter with peak current-mode control and leading-edge modulation,” IEEE Trans. Ind. Electron., Vol. 56, No. 6, pp. 1854-1863, Jun. 2009.

[15] F. Taeed and M. Nymand, “A new simple and high performance digital peak current mode controller for DC-DC converters,” IEEE Applied Power Electronics Conference and Exposition, pp. 1213-1218, Mar. 2014.

[16] P. P. Midya, T. Krein, and M. F. Greuel, “Sensorless current mode control-an observer-based technique for DC-DC converters,” IEEE Trans. Power Electron., Vol. 16, No. 4, pp. 522-526, Jul. 2001.

[17] S. Bibian and H. Jin, “Time delay compensation of digital control for DC switch mode power supplies using prediction techniques,” IEEE Trans. Power Electron., Vol. 15, No. 5, pp. 835-842, Sep. 2000.

[18] H. Mingzhi, X. Jianping, Z. Guohua, and C. Ni, “Algorithm to overcome time delay in digital controller of switching DC-DC converters,” IEEE Conference on Industrial Electronics and Applications, pp. 2305-2310, May 2007.

[19] C. E. Carrejo, E. Vidal-Idiarte, R. Giral, and L. Martinez- Salamero, “Predictive digital interpolation current control for DC-DC power converters,” IET Power Electron., Vol. 2, No. 5, pp. 545-554, Sep. 2009.

[20] C. Jingquan, A. Prodic, R. W. Erickson, and D. Maksimovic, “Predictive digital current programmed control,” IEEE Trans. Power Electron., Vol. 18, No. 1, pp. 411-419, Jan. 2003.

[21] X. Jianping, G. Zhou, and M. He, “Improved digital peak voltage predictive control for switching DC-DC converters,” IEEE Trans. Ind. Electron., Vol. 56, No. 8, pp. 3222-3229, Aug. 2009.

[22] S. Bibian and H. Jin, “High performance predictive dead- beat digital controller for DC power supplies,” IEEE Trans. Power Electron., Vol. 17, No. 3, pp. 420-427, May. 2002.

[23] A. Simon-Muela, C. E. Carrejo, E. Vidal-Idiarte, B. Estibals, and C. Alonso, “Analysis and design of digital predictive current-mode control techniques for high-frequency VRMs,” IEEE Industrial Electronics, 2009.IECON '09. Conference of IEEE, pp. 219-224, Nov. 2009.

[24] R. D. Middlebrook and S. Cuk, “A general unified approach to modelling switching-converter power stages,” IEEE Power Electronics Specialists Conference, pp. 18-34, Jun. 1976.

[25] C. Slobodan and R. D. Middlebrook, “A general unified approach to modelling switching DC-to-DC converters in discontinuous conduction mode,” IEEE Power Electronics Specialists Conference, pp. 36-57, Jun. 1977.



그림입니다.
원본 그림의 이름: image78.jpeg
원본 그림의 크기: 가로 190pixel, 세로 224pixel

Yu Zhang was born in Cangzhou, China, in 1988. He received his B.S. degree from the School of Electrical and Electronic Engineering, Shijiazhuang Tiedao University, Shijiazhuang, China, in 2013; and his M.S. degree from the College of Electrical and Control Engineering, North China University of Technology, Beijing, China, in 2016. He is presently working towards his Ph.D. degree in the Faculty of Information Technology, Beijing University of Technology, Beijing, China. He is participating in research on the quality control of electrical equipment, electric tests, and tests on the electromagnetic compatibility of electrical and electronic equipment. His current research interests include the modeling, control algorithm optimization, simulation and design of switching power supplies, and system optimization concerning electromagnetic fields and high voltages.


그림입니다.
원본 그림의 이름: image80.jpeg
원본 그림의 크기: 가로 133pixel, 세로 171pixel

Yiming Zhang was born in Hubei, China, in 1964. He received his B.S. degree from the School of Electronic, Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China, in 1988; and his M.S. degree from the School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin, China, in 1992. From 2000 to 2007, he was a Senior Researcher in the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. Since 2008, he has been a Professor in the College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing, China. His current research interests include intelligent power management, motor speed control, servo drivers and motor energy conservation.


그림입니다.
원본 그림의 이름: image79.jpeg
원본 그림의 크기: 가로 150pixel, 세로 177pixel

Xuhong Wang was born in Hebei, China, in 1987. He received his B.S. degree from the School of Electrical and Electronic Engineering, Shijiazhuang Tiedao University, Shijiazhuang, China, in 2011; and his M.S. and Ph.D. degrees from the Faculty of Information Technology, Beijing University of Technology, Beijing, China, in 2014 and 2018, respectively. He is participating in research dealing with the quality control of electrical equipment, electric tests and tests on the electromagnetic compatibility of electrical and electronic equipment. His current research interests include the modeling, control, simulation and design of switching power supplies, system optimization concerning electromagnetic fields and high voltages.


그림입니다.
원본 그림의 이름: image81.jpeg
원본 그림의 크기: 가로 190pixel, 세로 224pixel

Wenhao Zhu was born in Hebei, China, in 1992. He received his B.S. degree from the Department of Electric Automation, North China Institute of Science and Technology, Beijing, China, in 2016. He is presently working towards his M.S. degree at the Beijing University of Technology, Beijing, China. His current research interests include power electronics and embedded control systems.