

# Neutral-point Voltage Balancing Strategy for Three-level Converter based on Disassembly of Zero Level

Chenchen Wang<sup>†</sup>, Zhitong Li<sup>\*</sup>, and Hongliang Xin<sup>\*</sup>

<sup>†,\*</sup>School of Electrical Engineering, Beijing Jiaotong University, Beijing, China

## Abstract

The neutral-point (NP) voltage of three-phase three-level NP-clamped converters is needed for balance. To maintain NP potential and suppress ripple, a novel NP voltage balancing strategy is proposed in this work. The mechanism of NP voltage variation is studied first. Then, the relationship between the disassembly of zero level ( $O$  level) and NP current is studied comprehensively. On these bases, two methods for selecting one of three output phases for the disassembly of its  $O$  level are presented. Finally, simulation and experimental results verify the validity and practicability of the proposed algorithms.

**Key words:** Balancing algorithm, Neutral-point-clamped, Neutral-point voltage, Zero-level disassembly

## I. INTRODUCTION

Compared with the traditional two-level converters, three-phase three-level neutral-point (NP)-clamped (3L NPC) converters have been widely studied. This topology has the advantages of low voltage rating for switching devices and reduced output harmonics and electromagnetic interference (EMI) [1], [2]. However, NP voltage balancing must be maintained and ripple must be suppressed in practical applications [3], [4]. If the NP voltage is not well-controlled, then the output voltage would deviate from the reference value; moreover, the switching devices might be damaged. Numerous strategies have been proposed for solving this problem and can be mainly divided into two categories.

The first kind is based on the space vector pulse width modulation (PWM) (SVPWM) strategy. A three-level NPC converter has 27 vectors of 19 kinds. NP voltage control can be achieved through modification of the appropriate redundant small vectors and adjustment of dwell time [5]-[8]. However, as the output levels increase, the vectors and the corresponding redundant states increase significantly as well, thereby rendering this strategy unsuitable for digitization [9].

The other kind is based on carrier-based pulse width modulation (CPWM). In a three-phase three-wire system, when zero-sequence voltage is injected into three-phase reference voltages, the output line voltage will not change. By contrast, the additional zero-sequence component will affect the NP voltage [10]-[12]. For the searching optimization algorithm, after analysis of all the available zero-sequence voltages, the one that leads to a superior effect on NP voltage balancing is selected as the optimal zero-sequence voltage. According to the optimal zero-sequence injection algorithm, the algebraic relations between the NP potential and the zero-sequence voltage is calculated first. Then, the optimal zero-sequence voltage is obtained by the interpolation method.

However, studies show that all the strategies above are based on the nearest-three-vector PWM (NTV-PWM). Thus, they cannot fully suppress the low-frequency fluctuation of the NP potential [13]-[15]. The virtual SVPWM (VSVPWM) has been proposed for solving this problem. New virtual vectors are redefined by combination of the original small and middle vectors, thereby achieving a zero NP average current [16], [17]. Recently, scholars discovered an easy means of implementing this idea in CPWM [18]-[22]. A strategy called two modified modulation algorithm was proposed. It can maintain the NP potential and suppress the ripple simultaneously. However, no study has provided a clear formula for calculating the compensation value until now [23]-[28].

Manuscript received Apr. 13, 2018; accepted Sep. 15, 2018  
 Recommended for publication by Associate Editor Yun Zhang.

<sup>†</sup>Corresponding Author: chchwang@bjtu.edu.cn

Tel: +86-18510410591, Beijing Jiaotong University

<sup>\*</sup>School of Electrical Eng., Beijing Jiaotong University, China

According to the analysis above, the NP potential and the low-frequency fluctuation should be well-organized for the normal operation of a three-phase 3L NPC converter. In this work, the mechanism of NP voltage variation is studied first. Then, the relationship between the disassembly of the zero level and the NPC is investigated. A simple and direct way of determining one of the three phases to be disassembled is presented. On the basis of the middle zero-sequence injection, an easy means of determining the phase to be disassembled is finally proposed. The two strategies presented are verified by simulation and experiments.

## II. NP VOLTAGE FLUCTUATION MECHANISM OF 3L NPC CONVERTER

The typical topology of a three-phase 3L NPC converter is shown in Fig. 1. The following are reasonable assumptions adopted for simplifying the analysis.

- 1)  $V_{dc}$  is always stable under any condition.
- 2)  $C_1$  and  $C_2$  are identical.
- 3) Three-phase loads are symmetrical.
- 4) The switching frequency is higher than the fundamental frequency of the load current, which is constant over a switching period.

$V_{dc}/2$  is chosen as the base value in calculating the per-unit value of the output voltages. If a symmetrical load is connected to the converter, then the output voltage  $v_j$  ( $j = a, b, c$ ) and the current  $i_j$  ( $j = a, b, c$ ) are expressed as Eq. (1). The variables are defined as follows.

$M$ : Modulation ratio,  $0 \leq M \leq 1$ . The maximum of  $M$  is 0.866 for SPWM without zero-sequence voltage injection and can reach 1.0 for SVPWM and the SPWM with zero-sequence voltage injection.

$\theta$ : phase angle

$I_m$ : phase current amplitude

$\varphi$ : power factor angle

Thus, the reference directions of currents  $i_{C1}$  and  $i_{C2}$  and NP current  $i_o$  are shown in Fig. 1. If  $i_o > 0$ , then the upper capacitor will be charged and the lower capacitor will be discharged; if  $i_o < 0$ , the situation is the opposite. Both situations will make the NP voltage unbalanced.

$$\begin{cases} v_a = \frac{2}{\sqrt{3}} \cdot M \cdot \cos(\theta), & i_a = I_m \cos(\theta - \varphi) \\ v_b = \frac{2}{\sqrt{3}} \cdot M \cdot \cos(\theta - 2\pi/3), & i_b = I_m \cos(\theta - 2\pi/3 - \varphi) \\ v_c = \frac{2}{\sqrt{3}} \cdot M \cdot \cos(\theta + 2\pi/3), & i_c = I_m \cos(\theta + 2\pi/3 - \varphi) \end{cases} \quad (1)$$

For one of the three phases, three kinds of voltages can be generated:  $0.5V_{dc}$  ( $P$  level),  $0$  ( $O$  level), and  $-0.5V_{dc}$  ( $N$  level). Only when the output voltage of phase  $j$  ( $j = a, b, c$ ) is  $O$  level will the NP current  $i_o$  be changed. For convenience,  $s_{jo}$  ( $j = a, b, c$ ), a variable that indicates the output voltage as




Fig. 1. Topology of diode-clamped three-level converter.

follows, is defined:

$$s_{jo} = \begin{cases} 1, & \text{Output } O \text{ level} \\ 0, & \text{Output } P \text{ or } N \text{ level} \end{cases} \quad j = \{a, b, c\}. \quad (2)$$

Thus, the instantaneous value of NP current  $i_o$  in Fig. 1 can be derived as

$$i_o = S_{ao} \cdot i_a + S_{bo} \cdot i_b + S_{co} \cdot i_c. \quad (3)$$

Eq. (3) is integrated in one switching period, and the average value of the NP current is obtained.

$$\bar{i}_o = d_{ao} \cdot i_a + d_{bo} \cdot i_b + d_{co} \cdot i_c = \sum_{j=a,b,c} d_{jo} \cdot i_j, \quad (4)$$

where  $d_{jo}$  represents the duty cycle of the  $O$  level of phase  $j$  during one switching period  $T_s$ . When the modulation voltage is positive,  $d_{jo} = 1 - v_j$ . When  $v_j$  is negative,  $d_{jo} = 1 + v_j$ . The relationship between  $d_{jo}$  and  $v_j$  can be defined as follows [29]:

$$d_{jo} = 1 - |v_j|. \quad (5)$$

The voltage of the upper and lower capacitors  $C_1$  and  $C_2$  are  $v_{C1}$  and  $v_{C2}$ , respectively. In the introduction of the node current equation into Fig. 1, NP current  $i_o$  can be expressed as

$$i_o = i_{C1} - i_{C2} = C(v_{C1} - v_{C2})/T_s. \quad (6)$$

According to the above analysis, if an NP compensation current  $i_{ox}$ ,  $i_{ox} = -i_o$ , can be generated, then the NP voltage can be well-controlled.

## III. BASIC PRINCIPLE OF NP BALANCING STRATEGY BASED ON DISASSEMBLY OF ZERO LEVEL

Studies show that in SVPWM, the selection of redundant switching states and adjustment of the dwell time are identical to the process of identifying the zero-sequence voltage in CPWM. If CPWM is adopted, then the control of the NP potential can be considered a problem of identifying the optimal zero-sequence voltage. However, the relationship between the zero-sequence voltage and the NP potential is a piecewise function, which renders its implementation difficult.

The duty cycle of the  $O$  level influences the NP current. Accordingly, the NP voltage can be balanced by an adjustment of the duty cycle of the  $O$  level. With Fig. 2 as example, ① represents how the original modulation signal  $v_j$




Fig. 2. Principle of disassembly of  $O$  level.

generates the output voltage. Meanwhile, ② shows that when the disassembly of the  $O$  level is adopted, the original modulation signal  $v_j$  is reconstructed into a positive modulation wave  $v_{jp}$  and a negative modulation wave  $v_{jn}$ .  $v_{jp} + v_{jn} = v_j$ . ② shows that the  $O$  level duty cycle  $d_{jo}$  of phase  $j$  is evenly distributed to the  $P$  and  $N$  levels. Therefore,  $d_{jo}$  is reduced, the average NP current is changed, and ripple is suppressed, thereby leading to increased switching frequency. Consequently, only one phase is disassembled at each switching period.

With phase  $a$  as an example, when the  $O$  level is not disassembled, the original NP current is  $i_o$  and the NP current becomes  $i_{o(j)}$  when the  $O$  level  $d_{jo}$  of phase  $j$  is completely disassembled.  $i_{o(j)}$  and  $i_o$  can be defined as Eqs. (7) and (8), respectively.

$$i_{o(a)} = d_{bo} \cdot i_b + d_{co} \cdot i_c \quad (7)$$

$$i_o = d_{ao} \cdot i_a + d_{bo} \cdot i_b + d_{co} \cdot i_c \quad (8)$$

A larger value  $i_{o(j)\max}$  and a smaller value  $i_{o(j)\min}$  must exist between  $i_{o(j)}$  and  $i_o$ , and they represent the compensation current domain  $[i_{o(j)\min}, i_{o(j)\max}]$  of phase  $j$  ( $j = a, b, c$ ).

Two cases can be obtained after an analysis of the relationship between NP compensation current  $i_{ox}$  and the three NP compensation current domains.

1). When  $i_{ox}$  is within any of the three  $[i_{o(j)\min}, i_{o(j)\max}]$ , the phase that has the largest  $O$  level duty cycle  $d_{jo}$  will be chosen for disassembling the  $O$  level.

2). When  $i_{ox}$  is not within any of the three  $[i_{o(j)\min}, i_{o(j)\max}]$  and if any of the three  $i_{o(j)}$  has the same sign as  $i_{ox}$ , then the phase whose  $i_{o(j)}$  is nearest  $i_{ox}$  will be chosen as the  $O$  level disassembly phase. For example, if  $i_{o(a)} = -0.2$ ,  $i_{o(b)} = -0.5$ ,  $i_{o(c)} = 0.3$ , and  $i_{ox} = -0.7$ , then phase  $b$  will be chosen.

When the signs of all three  $i_{o(j)}$  are opposite to that of  $i_{ox}$ , then the NP voltage fluctuation cannot be compensated. No phase will be chosen for the disassembly of its  $O$  level.

$O$  level disassembly quantity  $\Delta d$  should be calculated after

determining the  $O$  level disassembly phase. If phase  $a$  is chosen to disassemble its  $O$  level and when the disassembly quantity is  $\Delta d_a$ ,  $i_{ox} = -i_o$ , according to Eqs. (4) and (5),  $i_{ox}$  is derived as follows:

$$i_{ox} = (d_{ao} - \Delta d_a) \cdot i_a + d_{bo} \cdot i_b + d_{co} \cdot i_c . \quad (9)$$

Then, Eq. (6) is substituted into (9) to obtain the disassembly quantity  $\Delta d_a$  of phase  $a$  as follows:

$$\Delta d_a = d_{ao} - (i_{ox} - d_{bo} \cdot i_b - d_{co} \cdot i_c) / i_a . \quad (10)$$

The NP voltage can be easily balanced by the procedures above, which are straightforward and concise.

#### A. Analysis of Control Domain

After simulation and experiments, the fluctuation still cannot be fully compensated in some conditions. When the voltage fluctuation in a switching period is ignored and if the NP current can be maintained zero, then the NP potential can always be balanced. When the  $O$  level disassembly algorithm is adopted,

$$i_{o(j)\min} \leq 0 \leq i_{o(j)\max} . \quad (11)$$

If Eq. (11) is established under any modulation ratio and power factor, then the NP voltage can always be fully controlled. That is, if a three-phase 3L NPC converter is under any power factor angle  $\varphi$  and modulation ratio  $m$ , at least one phase  $j$  satisfies the following relationship:

$$i_{o(j)} \cdot i_o \leq 0 . \quad (12)$$

Then, the NP voltage can be balanced by the  $O$  level disassembly. For ease of analysis of Eq. (12), the maximum and minimum NP currents provided by all the three phases at each time are plotted in Fig. 3. No zero-sequence voltage is injected into the original modulation waves  $v_j$  at this point.

In Fig. 3, the variation trend of the NP current control domain indicates that the smaller the modulation ratio ( $m$ ) and the larger the power factor angle ( $\psi$ ), the larger the NP current control domain. When  $\psi = 90^\circ$ , Eq. (12) is always established. However, this situation does not satisfy the requirement of a controllable NP current under any condition.

For the three-phase 3L NPC system shown in Fig. 1, the zero-sequence voltage can be injected to the original modulation wave to improve the DC-link voltage utilization. To determine the zero-sequence voltage that is suitable for the proposed algorithm, the figures contain different available zero-sequences ( $v_z$ ) (Fig. 4). Maximum and minimum zero-sequence 1 are the largest and smallest zero-sequences that can be injected to the modulation voltage at each time under the following limitation:

$$-1 - v_{\min} \leq v_z \leq 1 - v_{\max} . \quad (13)$$

Maximum and minimum zero-sequences 2 are the largest and smallest zero-sequences that satisfy Eq. (12) at any time. According to the figures, zero-sequences 1 and 2 are coincident




Fig. 3. Enveloping curves without zero-sequence voltage injection ( $\psi = 0^\circ, 30^\circ, 60^\circ, 90^\circ$ , from left to right): (a)  $m = \sqrt{3}/2$ ; (b)  $m = 0.6$ .




Fig. 4. Available zero-sequence when modulation ratio is  $m = 1.0$  ( $\psi = 0^\circ, 30^\circ, 60^\circ, 90^\circ$  from left to right, top to bottom)




Fig. 5. Enveloping curves with middle zero-sequence voltage injection ( $\psi = 0^\circ, 30^\circ, 60^\circ, 90^\circ$ , from left to right): (a)  $m = 1.0$ ; (b)  $m = 0.6$ .

in some areas. The middle zero-sequence represents  $v_z = v_{\text{mid}}/2$ .  $v_{\text{mid}}$  is the middle voltage of  $v_a$ ,  $v_b$ , and  $v_c$ .

As for the condition  $\psi = 90^\circ$ , maximum and minimum zero-sequences 1 and 2 are identical, which means that all the available zero-sequences can be injected to the modulation

signals. However, when  $\psi$  decreases, for a certain  $\theta$ , only the middle zero-sequence is within the maximum and minimum zero-sequence 2. Middle zero-sequence is the one and only choice. Thus, to compensate the NP voltage ripple at any time, the middle zero-sequence will be injected to the three-phase

original modulation voltages. The enveloping curves are replotted in Fig. 5. Now, all the curves contain line  $i_o=0$ . The NP voltage fluctuation is controllable under any modulation ratio  $m$  and power factor angle  $\varphi$ . The following formulas are provided to verify this conclusion.

Eq. (4) can be used to derive the  $2\pi/3$  period of  $i_o$ . Meanwhile,  $d_{aoi_a}$ ,  $d_{boi_b}$ , and  $d_{coi_c}$  are  $2\pi/3$  out of each other. If  $i_{o(j)}$  and  $i_o$  satisfy Eq. (12) in  $\omega t \in [0, \pi/3]$ , then the NP current is completely controllable in  $[0, 2\pi]$ . In the following discussion,  $0 \leq \varphi \leq \pi/2$ ,  $0 \leq m \leq 1$ .

$$\textcircled{1} \quad \omega t \in [0, \pi/6]$$

$$\begin{aligned} i_{o(b)} \cdot i_o &= (d_{aoi_a} + d_{coi_c}) \cdot i_o \\ &= 2mI_m^2 \sin \omega t \left( m \sin \left( \omega t + \frac{\pi}{3} \right) - 1 \right) \cos^2 \left( \omega t - \varphi + \frac{\pi}{3} \right) \end{aligned} \quad (14)$$

$$\textcircled{2} \quad \omega t \in [\pi/6, \pi/3]$$

$$\begin{aligned} i_{o(b)} \cdot i_o &= (d_{aoi_a} + d_{coi_c}) \cdot i_o \\ &= 2mI_m^2 \cos \left( \omega t + \frac{\pi}{6} \right) \left( m \sin \left( \omega t + \frac{\pi}{3} \right) - 1 \right) \cdot \cos^2 \left( \omega t - \varphi + \frac{\pi}{3} \right) \end{aligned} \quad (15)$$

During interval  $\textcircled{1}$ ,  $\sin \omega t \geq 0$ ,  $\cos^2(\omega t - \varphi + \pi/3) \geq 0$ ,  $m \sin(\omega t + \pi/3) - 1 \leq 0$ , thus satisfying Eq. (12). During interval  $\textcircled{2}$ ,  $m \sin(\omega t + \pi/3) - 1 \leq 0$ ,  $\cos^2(\omega t - \varphi + \pi/3) \geq 0$ ,  $\cos(\omega t + \pi/6) \geq 0$  also satisfies the equation. In summary, Eq. (12) is always true when  $\omega t \in [0, \pi/3]$ . Thus, the NP current (voltage) is totally controllable when middle zero-sequence voltage  $v_z = v_{mid}/2$  is injected to the modulation voltage.

According to the idea of middle zero-sequence injection, another means of determining the phase to be disassembled is proposed in the next section.

#### B. Zero-level Disassembly Strategy under Middle Zero-sequence Voltage Injection

The strategy proposed at the beginning of Section III is called Strategy One. It notably selects the disassembly phase by comparing  $i_{ox}$  with  $[i_{o(j)min}, i_{o(j)max}]$ . The zero-sequence voltage injection does not influence the strategy itself but affects the NP voltage control domain. In some circumstances, such as the three-phase four-wire system, the output voltage will change if zero-sequence is injected to the original modulation signal. Consequently, Strategy One can be implemented.

However, for the topology in Fig. 1, injecting middle zero-sequence is desirable for improving the DC voltage utilization and compensation current domain. Following this analysis, an easy method of determining the phase to be disassembled is derived and called Strategy Two. It does not require as many calculations as does Strategy One and is thus

simpler and more straightforward.

When middle zero-sequence is injected to the three-phase modulation voltage, the maximum, median, and minimum values of the three-phase modulation voltages are

$$\begin{aligned} v'_{max} &= (v_{max} - v_{min}) / 2 \\ v'_{mid} &= v_{mid} - (v_{max} + v_{min}) / 2 \\ v'_{min} &= (v_{min} - v_{max}) / 2 \end{aligned} \quad (16)$$

$v'_{max}$  and  $v'_{min}$  have the same value with opposite signs. According to Eq. (5), their  $O$  level duty cycles are the same.

$$d_{v'_{max}} = d_{v'_{min}} = 1 - |(v_{max} - v_{min}) / 2| \quad (17)$$

However, the  $O$  level duty cycle of  $v'_{mid}$  is

$$d_{v'_{mid}} = 1 - |v_{mid} - (v_{max} + v_{min}) / 2|. \quad (18)$$

The three-phase modulation voltages are balanced,  $v_{max} + v_{mid} + v_{min} = 0$ . Thus,  $v'_{mid}$  satisfies

$$v'_{mid} = v_{mid} - (v_{max} + v_{min}) / 2 = 1.5v_{mid}. \quad (19)$$

By substituting Eq. (18) into (17), we derive the following:

$$d_{v'_{mid}} = 1 - |v_{mid} - (v_{max} + v_{min}) / 2| = 1 - |1.5(v_{max} + v_{min})|. \quad (20)$$

The comparison of Eqs. (17) and (20) indicates that the  $O$  level duty cycle of  $v'_{mid}$  is larger than those of  $v'_{max}$  and  $v'_{min}$ . Thus, the corresponding phase of  $v'_{mid}$  is chosen for disassembling its  $O$  level.

The disassembly quantity should also be calculated. The disassembly quantity is  $d_{com}$ . The  $O$  level of  $v'_{mid}$  can be disassembled to zero at most. Accordingly, the disassembly quantity satisfies

$$0 \leq d_{com} \leq d_{v'_{mid}}. \quad (21)$$

After the disassembly of the  $O$  level, the NP current changes to

$$i_{v'_{mid}} = (d_{v'_{mid}} - d_{com}) i_{v'_{mid}} + d_{v'_{max}} (i_{v'_{max}} + i_{v'_{min}}). \quad (22)$$

By substituting the upper equation into Eq. (6), we can obtain the following:

$$d_{com} = d_{v'_{mid}} - (i_{ox} - d_{v'_{max}} (i_{v'_{max}} + i_{v'_{min}})) / i_{v'_{mid}}. \quad (23)$$

Whether the  $d_{com}$  calculated by Eq. (23) satisfies Eq. (21) should be determined. If  $d_{com}$  exceeds the range, then the nearest boundary value  $d_{v'_{mid}}$  or 0 should be selected.

Finally, only one phase is chosen at each switching period to minimize the switching loss.

## IV. SIMULATION AND EXPERIMENTAL RESULTS

The proposed strategies are verified by simulation and experiments. The simulation and experiments parameters are as follows: DC-link voltage of 540 V, DC-link capacitors of




Fig. 6. Simulation with middle zero-sequence voltage injection: (a) Strategy One with  $m = 1.0$ , RL load; (b) Strategy Two with  $m = 1.0$ , RL load; (c) Strategy One with  $m = 1.0$ , no-load motor; (d) Strategy Two with  $m = 1.0$ , no-load motor.




Fig. 7. Simulation with middle zero-sequence voltage injection: (a) Strategy One with  $m = 0.6$ , RL load; (b) Strategy Two with  $m = 0.6$ , RL load; (c) Strategy One with  $m = 0.6$ , no-load motor; (d) Strategy Two with  $m = 0.6$ , no-load motor.




Fig. 8. Experimental results with middle zero-sequence voltage injection: (a) without NP control; (b) Strategy One with  $m = 1.0$ , RL load; (c) Strategy Two with  $m = 1.0$ , RL load (Y-axis scales are 500 V/div for  $v_{ab}$ , 5 V/div for  $\Delta v_{dc}$ , 10 A/div for  $i_a$ ).




Fig. 9. Experimental results with middle zero-sequence voltage injection: (a) without NP control; (b) Strategy One with  $m = 1.0$ , no-load motor; (c) Strategy Two with  $m = 1.0$ , no-load motor (Y-axis scales are 500 V/div for  $v_{ab}$ , 5 V/div for  $\Delta v_{dc}$ , 10 A/div for  $i_a$ ).




Fig. 10. Experimental results with middle zero-sequence voltage injection: (a) Without NP control; (b) Strategy One with  $m = 0.6$ , RL load; (c) Strategy Two with  $m = 0.6$ , RL load (Y-axis scales are 500 V/div for  $v_{ab}$ , 5 V/div for  $\Delta v_{dc}$ , 10 A/div for  $i_a$ ).




Fig. 11. Experimental results with middle zero-sequence voltage injection: (a) Without NP control; (b) Strategy One with  $m = 0.6$ , no-load motor; (c) Strategy Two with  $m = 0.6$ , no-load motor (Y-axis scales are 500 V/div for  $v_{ab}$ , 5 V/div for  $\Delta V_{dc}$ , 10 A/div for  $i_a$ ).

1000  $\mu\text{F}$ , switching frequency of 4 kHz, and modulation voltage frequency of 50 Hz. The two NP voltage control strategies in Section III are described as Strategy One and Strategy Two.

The parameters of the three-phase RL loads in the star connection scheme are as follows. The resistance of each phase is  $R = 24 \Omega$ ,  $L = 5 \text{ mH}$ , and the power factor is 0.999. These parameters represent the condition of a high-power factor. The parameters of the induction motor are as follows: rated power of 5.5 kW, rated voltage of 380 V, rated frequency of 50 Hz, rated current of 11.9 A, number of pole-pairs of 2, and no-load-operation motor. These parameters represent the condition of a low power factor of approximately 0.016.

Fig. 6 shows the simulation results of Strategy One and Strategy Two under  $m = 1.0$ , with the middle zero-sequence voltage injection of both, connected to RL load or no-load motor. Fig. 7 shows the simulation results of Strategy One and Strategy Two under  $m = 0.6$ .  $\Delta V_{dc} = v_{C1} - v_{C2}$  is the voltage fluctuation of the DC-link. The five waveforms in the figures above represent NP voltage fluctuation  $\Delta V_{dc}$ ; modulation voltages  $v_{ap}$  and  $v_{an}$ ; output line voltage  $v_{ab}$ ; three-phase currents  $i_a$ ,  $i_b$ , and  $i_c$ ; and the FFT analysis of the current ( $i_a$ ) of phase  $a$  from top to bottom.

Figs. 6 and 7 indicate that Strategy One and Strategy Two have noticeable effects on NP voltage fluctuation under the condition of middle zero-sequence voltage injection. The voltage fluctuations of Strategy One and Strategy Two are nearly the same, and the modulation signals are identical as well. Consequently, the THD of the two strategies are nearly the same. Thus, the two proposed strategies are almost identical when middle zero-sequence is injected to the original modulation signals. They are all based on the  $O$  level disassembly and phase, with the largest  $d_{jo}$  chosen as the disassembly phase.

However, zero-sequence is not indispensable to Strategy One. Thus, it can be adopted to those conditions where zero-sequence voltage is not needed, such as in a three-phase four-wire system. Strategy Two is more straightforward than Strategy One, and its computational complexity is thus lower. According to calculation and deduction,  $v'_{mid}$  has the largest  $d_{jo}$ . Consequently,  $v'_{mid}$  is chosen for  $O$  level disassembly. However, this is true only when middle zero-sequence is injected, which is the commonality and difference between the two methods. Accordingly, the switching frequency is 4/3 times higher than before. As the FFT analysis shows, the number of low-frequency harmonic invasions increases mainly because of the increasing switching frequency.

The corresponding experimental results are shown in Figs. 8 to 11. The four waveforms in each figure represent line voltage  $v_{ab}$ , NP voltage fluctuation  $\Delta V_{dc}$ , phase current  $i_a$ , modulation voltages  $v_{ap}$  and  $v_{an}$  from top to bottom.

The experimental results show that with zero-sequence voltage injection, the two control strategies have a promising effect on the suppression of NP voltage fluctuation, which is consistent with the findings of the control domain analysis in Section III. The imbalance and low frequency fluctuation of NP voltage is suppressed, and the output current is sinusoidal. Notably, the switching times increase due to the  $O$  level disassembly, thus worsening output current quality.

## V. CONCLUSIONS

With focus on the NP voltage fluctuation mechanism, the relationship between  $O$  level disassembly and NP current is studied comprehensively in this work. A detailed and clear discussion of the  $O$  level disassembly phase is presented. Based on such discussion, the essence of the dynamic balance of the NP voltage is proposed. Given the middle zero-sequence injection, an easy method of determining the

disassembly phase is finally proposed. Simulation and experiments are conducted to verify the validity and practicability of the strategies.

The strategies proposed have a certain correlation with the two modified modulation algorithm. Comparatively, the proposed balance algorithms, which are based on the relationship between  $O$  level disassembly, NP current, and NP voltage, are more direct and clearer. NP voltage fluctuation can be completely compensated without the low-frequency fluctuation of the NP voltage.

## REFERENCES

- [1] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 7, pp. 2219-2230, Jul. 2010.
- [2] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, Vol. IA-17, No. 5, pp. 518-523, Sep. 1981.
- [3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 6, pp. 2930-2945, Dec. 2007.
- [4] N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," *IEEE Trans. Power Electron.*, Vol. 15, No. 2, pp. 242-249, Mar. 2000.
- [5] L. Wei, Y. Wu, C. Li, H. Wang, S. Liu, and F. Li, "A novel space vector control of three-level PWM converter," in *Proc. IEEE Power Electron. Drive Syst.*, pp. 745-750, 1999.
- [6] K. Yamanaka, A. M. Hava, H. Kirino, Y. Tanaka, N. Koga, and T. Kume, "A novel neutral point potential stabilization technique using the information of output current polarities and voltage vector," *IEEE Trans. Ind. Appl.*, Vol. 38, No. 6, pp. 1572-1580, Nov. 2002.
- [7] H. Vahedi, P. A. Labbe, and K. Al-Haddad, "Balancing three-level neutral point clamped inverter DC bus using closed-loop space vector modulation: real-time implementation and investigation," *IET Power Electron.*, Vol. 9, No. 10, pp. 2076-2084, Aug. 2016.
- [8] L. Kai, L. Mengshu, L. Zhengfeng, D. Zhenghua, and T. Shaoju, "Analytical closed-form expressions of DC current ripple for three-level neutral point clamped inverters with space-vector pulse-width modulation," *IET Power Electron.*, Vol. 9, No. 5, pp. 930-937, Apr. 2016.
- [9] A. Choudhury, P. Pillay, and S. S. Williamson, "Performance comparison study of space-vector and modified-carrier-based PWM techniques for a three-level neutral-point-clamped traction inverter drive," *IEEE J. Emerg. Sel. Topics Power Electron.*, Vol. 4, No. 3, pp. 1064-1076, Sep. 2016.
- [10] C. Wang and Y. Li, "Analysis and calculation of zero-sequence voltage considering neutral-point potential balancing in three-level NPC converters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 7, pp. 2262-2271, Jul. 2010.
- [11] J. Pou, J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Boroyevich, "A carrier-based PWM strategy with zero-sequence voltage injection for a three-level neutral-point-clamped converter," *IEEE Trans. Power Electron.*, Vol. 27, No. 2, pp. 642-651, Feb. 2012.
- [12] Z. Wang, F. Cui, G. Zhang, T. Shi, and C. Xia, "Novel carrier-based PWM strategy with zero-sequence voltage injected for three-level NPC inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, Vol. 4, No. 4, pp. 1442-1451, Dec. 2016.
- [13] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibanez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutral-point-clamped converter," *IEEE Trans. Ind. Electron.*, Vol. 56, No. 2, pp. 294-304, Feb. 2009.
- [14] F. Li and L. Li, "Improved SVPWM strategy based on neutral-point charge balance for three-level neutral-point-clamped converter," in *13th IEEE Conference on Industrial Electronics and Applications (ICIEA)*, pp. 2450-2455, 2018.
- [15] C. Xiang, C. Shu, D. Han, B. Mao, X. Wu, and T. Yu, "Improved virtual space vector modulation for three-level neutral-point-clamped converter with feedback of neutral-point voltage," *IEEE Trans. Power Electron.*, Vol. 33, No. 6, pp. 5452-5464, Jun. 2018.
- [16] X. Wu, G. Tan, Z. Ye, G. Yao, Z. Liu, and G. Liu, "A virtual-space-vector PWM for three-level neutral-point-clamped inverter with unbalanced DC-links," *IEEE Trans. Power Electron.*, Vol. 33, No. 3, pp. 2630-2642, Mar. 2018.
- [17] X. Chao-qun, S. Cheng, H. Ding, M. Bing-Kui, W. Xun, and Y. Tian-Jian, "Improved virtual space vector modulation for three-level neutral-point-clamped converter with feedback of neutral-point voltage," *IEEE Trans. Power Electron.*, Vol. 33, No. 6, pp. 5452-5464, Jun. 2018.
- [18] J. Wang, Y. Gao, and J. Weidong, "A carrier-based implementation of virtual space vector modulation for neutral point clamped three-level inverter," *IEEE Trans. Ind. Electron.*, Vol. 64, No. 12, pp. 9580-9586, Dec. 2017.
- [19] H. Chen, M. Tsai, Y. Wang, and P. Cheng, "A modulation technique for neutral point voltage control of the three-level neutral-point-clamped converter," *IEEE Trans. Ind. Appl.*, Vol. 54, No. 3, pp. 2517-2524, May 2018.
- [20] H. Chen, M. Tsai, Y. Wang, and P. Cheng, "A novel neutral point potential control for the three-level neutral-point-clamped converter," in *2016 IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 1-7, 2016.
- [21] J. Weidong, L. Wang, J. Wang, X. Zhang, and P. Wang, "A carrier-based virtual space vector modulation with active neutral-point voltage control for a neutral-point-clamped three-level inverter," *IEEE Trans. Ind. Electron.*, Vol. 65, No. 11, pp. 8687-8696, Nov. 2018.
- [22] J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. M. Sala, R. P. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 4, pp. 2288-2294, Aug. 2007.
- [23] I. López, S. Ceballos, J. Pou, J. Zaragoza, J. Andreu, E. Ibarra, and G. Konstantinou, "Generalized PWM-based method for multiphase neutral-point-clamped converters with capacitor voltage balance capability," *IEEE Trans. Power Electron.*, Vol. 32, No. 6, pp. 4878-4890, Jun. 2017.
- [24] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for a carrier-

- based modulation in the neutral-point-clamped converter,” *IEEE Trans. Ind. Electron.*, Vol. 56, No. 2, pp. 305-314, Feb. 2009.
- [25] J. Chen, Y. He, S. U. Hasan, and J. Liu, “A comprehensive study on equivalent modulation waveforms of the SVM sequence for three-level inverters,” *IEEE Trans. Power Electron.*, Vol. 30, No. 12, pp. 7149-7158, Dec. 2015.
- [26] K. Kang, M. Ryu, J. Baek, J. Kim, and Y. Cho, “A carrier-based PWM method with the double frequency voltage injection for three-level neutral-point clamped (NPC) converters,” in *2017 Asian Conference on Energy, Power and Transportation Electrification (ACEPT)*, pp. 1-6, 2017.
- [27] C. Wang, X. Si, and H. Xin, “Control of neutral-point voltage in three-phase four-wire three-level NPC inverter based on the disassembly of zero level,” in *2016 IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 1-8, 2016.
- [28] I. López, S. Ceballos, J. Pou, J. Zaragoza, J. Andreu, I. Kortabarria, and V. G. Agelidis, “Modulation strategy for multiphase neutral-point-clamped converters,” *IEEE Trans. Power Electron.*, Vol. 31, No. 2, pp. 928-941, Feb. 2016.
- [29] S. Ogasawara and H. Akagi, “Analysis of variation of neutral point potential in neutral-point-clamped voltage source PWM inverters,” in *IEEE Industry Applications Society Annual Meeting*, pp. 965-970, 1993.



**Chenchen Wang** was born in Anhui Province, China, in 1981. He received his B.S. and Ph.D. in electrical engineering from Tsinghua University, Beijing, China, in 2003 and 2008, respectively. He is Associate Professor at the School of Electrical Engineering, Beijing Jiaotong University, Beijing, China. His current research interests include motor control and multilevel converters.



**Zhitong Li** was born in Liaoning Province, China, in 1993. He received his B.S. in electrical engineering from Northeast Agricultural University, Heilongjiang, China. He is working toward obtaining his M.S. in electrical engineering in Beijing Jiaotong University, Beijing, China. His current research interests include multilevel converters.



**Hongliang Xin** was born in Fujian Province, China, in 1991. He received his B.S. and M.S. in electrical engineering from Beijing Jiaotong University, Beijing, China. His current research interests include multilevel converters.