# Analysis and Implementation of LC Series Resonant Converter with Secondary Side Clamp Diodes under DCM Operation for High Step-Up Applications 

Pengyu $\mathrm{Jia}^{\dagger}$ and Yiqin Yuan ${ }^{*}$<br>${ }^{\dagger},{ }^{*}$ College of Electrical and Control Engineering, North China University of Technology, Beijing, China


#### Abstract

Resonant converters have attracted a lot of attention because of their high efficiency due to the soft-switching performance. An isolated high step-up converter with secondary-side resonant loops is proposed and analyzed in this paper. By placing the resonant loops on the secondary side, the current stress for the resonant capacitors is greatly reduced. The power loss caused by the equivalent series resistance of the resonant capacitor is also decreased. Clamp diodes in parallel with the resonant capacitors ensure a unique discontinuous current mode in the converter. Under this mode, the active switches can realize soft-switching during both turn-on and turn-off transitions. Meanwhile, the reverse-recovery problems of diodes are also alleviated by the leakage inductor. The converter is essentially a step-up converter. Therefore, it is helpful for decreasing the transformer turn-ratio when it is applied as a high step-up converter. The steady-state operation principle is analyzed in detail and design considerations are presented in this paper. Theoretical conclusions are verified by experimental results obtained from a 500 W prototype with a $35 \mathrm{~V}-42 \mathrm{~V}$ input and a 400 V output.


Key words: DC/DC converter, Diode clamping, High voltage gain, LC resonant converter, Low voltage input

## I. Introduction

Step-up converters with a high voltage gain and good efficiency have been widely developed in many applications, such as renewable energy (photovoltaic arrays and fuel cell stacks), automobile electrical systems, uninterruptible power systems and electrostatic precipitator systems [1]-[5], [7]-[20], [24]-[27]. For the sake of safety, isolation is usually required in high step-up converters. However, for a single hardswitching isolated converter, such as a full-bridge converter or a flyback converter, it is hard to achieve a very high voltage gain especially under high power conditions. On one hand, the switching loss and the output diode reverse-recovery loss are huge due to the hard switching status. On the other hand, the leakage inductance of a transformer would lead to high voltage spikes during the switching process and increases the voltage

[^0]stress of the switches.
A high voltage gain can be realized by the cascaded connection of two step-up converters [4]-[6]. Hence, the requirement of the voltage gain can be distributed into two converters. In [4], a cascaded system consisting of a boost pre-regulated converter and an LLC converter with constant switching frequency is proposed. The final output voltage is only regulated by the duty-ratio of the boost converter. As a result, the control system can be easily designed. Similar ideas can be found in [5], [6]. However, due to the hard-switching operation in the pre-regulated stage, the efficiency is limited and it is hard to be highly promoted. In addition, the stability problems of cascaded systems also need special attention during the design process of closed-loop systems.
A high step-up function can be also achieved by the combined converters with Input Parallel Output Series (IPOS) architectures [7]-[9]. By this means, the components in each converter unit can be selected with low current and voltage ratings to achieve better characteristics because of the power distribution in the IPOS system. The conduction voltage drops of the diodes and active switches can be reduced when
compared with high voltage rating components. However, input current sharing and output voltage sharing must be taken care of during the design process. The cost and circuit size are increased and the reliability is decreased with an increase in the number of modules.

In [10]-[13], coupled-inductors were introduced into converters to realize the high step-up function. However, the leakage inductance must be controlled in a minor range, which makes the design process of the magnetic component complex, especially under high turn-ratio situations. The energy stored in the leakage would also result in high spikes. Therefore, active clamp circuits [7], [12], [13] or non-dissipative snubbers [10], [11] need to be applied in order to recycle leakage energy and to suppress voltage spikes, which increase the design complexity of the circuit.

Voltage-multiplier technology has been widely employed in the secondary rectifier circuits of isolated converters in order to obtain a high voltage gain [14]-[16]. When compared with conventional rectifier circuits such as half-wave and full-wave rectifiers, the turn-ratio of the transformer or coupledinductors can be significantly decreased when the voltagemultiplier order increases. Therefore, it is an effective method to level up the voltage gain. However, high-order voltagemultiplier circuits result in increases in cost, circuit size and power loss [27]. In addition, the dynamic response of the converter is also degraded in high-order voltage-multiplier circuits.

Resonant converters are also widely applied to achieve a high voltage gain, since the parasitic capacitor or leakage inductor in high turn-ratio transformers can be fully utilized to participate in the resonant process in order to achieve softswitching. Hence, Zero Current Switching (ZCS) or Zero Voltage Switching (ZVS) can be easily realized during switching transitions [17]-[19]. Therefore, no active clamp circuit or non-dissipative snubber circuit is needed in the converters. As a result, resonant converters usually have simple structures with high power density. However, different resonant converters have different merits and drawbacks. For example, the LC Series Resonant Converter (SRC) has a variety of Continues Current Modes (CCMs) and Discontinues Current Modes (DCMs), and the control system must be carefully designed in order to make sure the converter operates properly in the predetermined mode [19], [28], [29]. In addition, the SRC is hard to regulate the output voltage under light load conditions while the LC Parallel Resonant Converter (PRC) is hard to regulate the output voltage under heavy load conditions [30]. The LLC resonant converter is attractive and shows a lot of unique improvements. However, the design process of an LLC transformer needs a lot of attention to obtain a satisfactory compromise between the leakage and magnetizing inductance [17], [20]. In addition, since the magnetizing inductance is restricted by the inductance ratio and its value is usually not very large, the power loss caused by the circulating current
associated with magnetizing inductance takes up a large proportion, especially when the switching frequency is far from the resonant frequency [21]-[23]. Furthermore, under low input voltage situations, there is always a large resonant current through the series resonant capacitor on the primary side of the transformers in SRC, LCC and LLC converters, where more bulky resonant capacitors need to be placed in parallel to reduce the Equivalent Series Resistance (ESR) in order to improve efficiency.

An improved half-bridge LC resonant converter with clamp diodes on the primary side was proposed in [24]. This converter is called a "LC-DP" here for the sake of simplicity, which means "LC resonant converter with clamp Diodes on the Primary side". The converter can achieve a high efficiency by setting the converter operating in the DCM. Correspondingly, all of the active switches can realize ZCS during both turn-on and turn-off transitions. The reverse-recovery problems of diodes are also alleviated by the leakage inductor. Using IPOS architectures, modular systems are widely applied in industrial applications for a high voltage output [8], [25], [26]. However, the converter is not very suitable as a high step-up converter, especially under low input voltage conditions. This is due to the fact that the converter is essentially a step-down converter when the turn-ratio is equal to 1 . Moreover, the power level of the converter is mainly affected by the input voltage.

For the purpose of finding a high efficiency galvanic step-up converter suitable for the low input voltage field, an improved step-up converter derived from the LC-DP converter is proposed in this paper. The proposed converter maintains the advantages of the LC-DP and has the following features.

1) By moving resonant loops to the secondary side of the transformer, the current stresses of the resonant capacitors and the clamp diodes are significantly decreased. As a result, the power losses caused by the resonant capacitor ESR and the clamp diodes are decreased.
2) There are no extra power components on the primary side except for the active switches. Therefore, the power loss caused by a large primary-side current can be controlled in the minor range.
3) The active switches can achieve ZCS during both turnon and turn-off transitions. The reverse-recovery problem of the diodes can be also alleviated by the leakage inductor.
4) There is only one magnetic component in the converter. As a result, the circuit structure is relatively simple.
The rest of this paper is organized as follows. A brief review of the LC-DP converter presented in [8], [24]-[26] is given in Section II. The derivation of the proposed step-up converter and its basic operation principle are presented in Section III. The steady-state operation principle is analyzed in Section IV. The design considerations of the proposed converter are shown in detail in Section V. In Section VI, a prototype with a 35 V 42 V input and a 400 V output is built and experimental results
demonstrating the operation behavior are presented. Some conclusions are given in Section VII.

## II. REVIEW OF THE LC-DP CONVERTER

A schematic of the LC-DP converter is shown in Fig. 1. It can be considered to be an improved LC series resonant converter that has a unique DCM status [8], [24]-[26]. With the clamp diodes $D_{1}$ and $D_{2}$, the high-order DCM status in the SRC is avoided [28], [29]. Therefore, the control system under the DCM is relatively simple. Meanwhile, the unique DCM status can guarantee that the active switches work under softswitching conditions during both turn-on and turn-off transitions. The current decline rates for all of the diodes are restricted by the leakage inductor. Therefore, the reverserecovery problem is significantly alleviated.

The detailed operation principle can be found in [8], [24][26]. For the sake of simplicity, only some conclusions and equations are summarized. The capacitors $C_{1}$ and $C_{2}$ are equal to each other, and $C_{\mathrm{r}}$ denotes their values. They form an equivalent series resonant capacitor with the value $2 C_{r}$. The capacitor $C_{o}$ is large enough to supply a low impedance path and to filter the output ripple. Therefore, the angular resonant frequency $\omega_{\mathrm{r}}$ depends on the leakage inductor $L$, and the capacitors $C_{1}$ and $C_{2}$. In the equations that follow, $f_{\mathrm{s}}$ is the switching frequency and $f_{\mathrm{m}}$ is the normalized frequency. $V_{\mathrm{g}}$ is the input voltage. $M$ is the voltage gain. $N$ is the turn-ratio of the step-up transformer. $R_{0}$ is the characteristics impedance, and $R_{\mathrm{L}}$ is the load resistor. $Q$ is the quality factor.

$$
\begin{gather*}
\omega_{r}=2 \pi f_{r}=\frac{1}{\sqrt{2 C_{r} L}}  \tag{1}\\
R_{0}=\sqrt{\frac{L}{2 C_{r}}}  \tag{2}\\
f_{m}=\frac{f_{s}}{f_{r}}  \tag{3}\\
Q=\frac{R_{L}}{R_{0}} \tag{4}
\end{gather*}
$$

The output voltage is regulated by $f_{\mathrm{s}}$ under a unique DCM . This operation mode requires that $f_{\mathrm{s}}$ must be less than $f_{\mathrm{r}}$, and that $f_{\mathrm{s}}$ must satisfy the constraint in (5).

$$
\begin{equation*}
f_{s} \leq \frac{1}{\frac{2 N}{\omega_{r} M} \sqrt{1-\frac{2 M}{N}}+\frac{2}{\omega_{r}} \arccos \left(\frac{M}{M-N}\right)} \tag{5}
\end{equation*}
$$

Correspondingly, the output power and voltage gain are shown in (6) and (7).

$$
\begin{gather*}
P=\frac{1}{2}\left(C_{1}+C_{2}\right) V_{g}^{2}\left(2 f_{s}\right)=2 C_{r} f_{s} V_{g}^{2}  \tag{6}\\
M=\sqrt{2 C_{r} f_{s} R_{L}}=\sqrt{\frac{f_{m} Q}{2 \pi}} \tag{7}
\end{gather*}
$$



Fig. 1. Main circuit diagram of an LC-DP converter presented in [8], [24]-[26].

The LC-DP converter has the following drawbacks as a high step-up converter.

1) The Power Loss of the Primary-side Components is High when it Operates under a High Power and a Low Input Voltage:
In the steady-state operation mode, there are currents flowing through the clamp diodes every switching period. Under the condition of a high power and a low input voltage, the primary-side current is very large, which results in high power loss on the clamp diodes, circuit wire resistance and the ESR of the resonant capacitors.
2) A Large Turn-ratio is Needed in the LC-DP Converter when it is Applied as a High Step-up Converter:
The maximum voltage gain for the LC-DP converter is equal to $N / 2$. Therefore, the LC-DP is essentially a step-down converter. To realize a high voltage gain, a large turn-ratio is needed, which usually brings a lot of difficulty to the transformer design process. One of the major drawbacks of a high turn-ratio step-up transformer is the high value of the parasitic capacitor on the secondary side. This value reflected to the primary side gives rise to a $N^{2}$ times value, which can affect the basic operation principle of the converter [18]. For this reason, the LC resonant process in the LC-DP can be transformed into an LCC resonant process as shown in Fig. 2, where the resonant components are marked with colors.
3) The Input Voltage $V_{g}$ Predominantly Affects the Power Level for the LC-DP. Under a Low Input Voltage Situation, the Converter is Hard to Realize a High-power Level Due to the Constraint in (5), Especially as a High Step-up Converter:
Typical operation regions are illustrated in Fig. 3. Although the LC-DP converter can be considered as a constant power source according to (6), increasing the turn-ratio $N$ can enlarge the possible range of the switching frequency $f_{\mathrm{s}}$. In addition, the maximum voltage gain is equal to $N / 2$. Therefore, the LCDP needs a high turn-ratio if it works as a high step-up converter. However, as the turn-ratio increases, the operation boundary gradually moves up to the high value range, as shown in Fig. 3. Therefore, the lowest $Q$ value under a certain $f_{\mathrm{m}}$ is also increased. Correspondingly, the lowest $R_{\mathrm{L}}$ value shifts to the high value range because $R_{0}$ is fixed in the


Fig. 2. Parasitic capacitance effects on an LC-DP caused by a high turn-ratio transformer.


Fig. 3. Typical operation region of an LC-DP converter.
established converter. As a result, if an LC-DP is used to generate an invariable output voltage, the power level under the high turn-ratio condition is lower than that in the low turnratio condition. Therefore, the power level for the LC-DP converter is sufficiently decreased by the low input voltage. This situation becomes more and more serious with an increase of the turn-ratio $N$.

## III. Improved Topology and Its CORRESPONDING OPERATION PRINCIPLE

A schematic of the proposed converter with clamp diodes on the secondary side is shown in Fig. 4. It can be considered as a derivation from the converter in Fig. 1, which changes the direction of the power flow. For the sake of simplicity, the converter is called "LC-DS", which means "LC resonant converter with clamp Diodes on the Secondary side". Therefore, the LC-DS is symmetrical to the LC-DP.


Fig. 4. Main circuit diagram for the proposed LC-DS converter.
The input structure consists of four active switches $\left(S_{1}-S_{4}\right)$, which forms a full-bridge configuration to fully utilize the input voltage. On the secondary side of the transformer, two rectifier diodes ( $D_{1}$ and $D_{2}$ ) and two clamp diodes ( $D_{3}$ and $D_{4}$ ) with paralleled resonant capacitors ( $C_{1}$ and $C_{2}$ ) form the rectifier stage. The leakage inductor $L$ is illustrated on the secondary side. $R_{\mathrm{L}}$ denotes the load resistor. A large capacitor $C_{\mathrm{o}}$ is placed at the output. As a result, the output voltage contains negligible harmonics of the switching frequency. The resonant process can be determined by the leakage inductor and the two resonant capacitors. $N$ denotes the transformer turn-ratio. The magnetizing inductor is assumed to be large enough. Thus, it is not shown in Fig. 4.

In order to clearly clarify the illustration and analysis, three assumptions are made.

1) All of the component models are ideal and the parasitic parameters are not considered here.
2) The switching dead-time is neglected.
3) The magnetizing inductor $L_{\mathrm{m}}$ is large enough and the magnetizing current is neglected.
The operation modes of the LC-DS converter are illustrated in Fig. 5. The corresponding positive directions are given in Fig. 4. Key waveforms of the converter during steady-state operation are shown in Fig. 6. $S_{1}$ and $S_{2}$ operate in opposite phases with duty-ratios of 0.5 . $S_{4}$ operates synchronously with $S_{1}$, while $S_{3}$ works synchronously with $S_{2}$. Here, $T_{\mathrm{s}}$ denotes the switching period.

There are ten operation modes during one switching period as shown in Fig. 6. Only five of the modes are discussed here for the sake of simplicity since the operation process is symmetrical.

Mode I $\left(t_{0}<t<t_{1}\right): S_{1}$ and $S_{4}$ are switched on, while $S_{2}$ and $S_{3}$ are switched off. At this time, $D_{1}$ conducts. The input of the primary side is $V_{\mathrm{g}}$. Thus, the equivalent voltage ahead of the leakage inductor $L$ on the secondary side is equal to $N V_{\mathrm{g}}$. During this stage, the leakage inductor $L$ along with the capacitors $C_{1}$ and $C_{2}$ participate in the resonant process. The inductor current $i_{\mathrm{L}}$ increases with a sinusoidal shape from zero and flows through $D_{1}$. The corresponding current $i_{\text {Lp }}$ of the transformer primary side also increases from zero and flows through $S_{1}$ and $S_{4}$. Therefore, $S_{1}$ and $S_{4}$ realize the ZCS turn-on process at the instant $t_{0}$.


Fig. 5. Equivalent circuits of an LC-DS converter under different operation stages. (a) Mode I ( $t_{0}<t<t_{1}$ ). (b) Mode II $\left(t_{1}<t<t_{2}\right)$. (c) Mode III $\left(t_{2}<t<t_{3}\right)$. (d) Mode IV $\left(t_{3}<t<t_{4}\right)$. (e) Mode V $\left(t_{4}<t<t_{5}\right)$.

Due to the sufficiently large capacitor $C_{\mathrm{o}}$, the output port of the converter can be considered as a short circuit during the resonant process. Therefore, the angular resonant frequency $\omega_{\mathrm{r}}$ can be defined as (1), where $C_{\mathrm{r}}$ means the value of the resonant capacitors $C_{1}$ and $C_{2}$. Meanwhile, $i_{\mathrm{C} 1}$ and $i_{\mathrm{C} 2}$ can be shown as
(8) and (9), where $i_{0}$ denotes the output current as shown in Fig.4. The absolute values of $i_{\mathrm{C} 1}$ and $i_{\mathrm{C} 2}$ are equal to each other. In this stage, this value is always less than the load current $i_{\text {load }}$. Therefore, the output voltage $v_{0}$ decreases. At the instant $t_{1},\left|i_{C 1}\right|$ and $\left|i_{\mathrm{C}}\right|$ are equal to $i_{\text {load }}$. Therefore, $v_{0}$ gets the minimum value. The characteristic impedance $R_{0}$ is still defined as shown in (2). The corresponding stage of Mode I is illustrated in Fig. 5(a).

$$
\begin{gather*}
i_{C 1}=C_{1} \frac{d v_{C 1}}{d t}=\frac{1}{2} i_{L}  \tag{8}\\
i_{C 2}=-i_{o}=C_{2} \frac{d v_{C 2}}{d t}=-\frac{1}{2} i_{L} \tag{9}
\end{gather*}
$$

Mode II ( $t_{1}<t<t_{2}$ ): The inductor current $i_{\mathrm{L}}$ along with the capacitor voltages $v_{\mathrm{C} 1}$ and $v_{\mathrm{C} 2}$ remain in the resonant process. Since $\left|i_{\mathrm{C}_{1}}\right|$ and $\left|i_{\mathrm{C} 2}\right|$ are greater than $i_{\text {load }}, v_{0}$ increases. At instant $t_{2}, v_{\mathrm{C} 2}$ decreases to zero, $v_{\mathrm{C} 1}$ becomes equal to $v_{\mathrm{o}}$, and the resonant process is suspended. The corresponding stage of Mode II is illustrated in Fig. 5(b).
In both Mode I and Mode II, the converter operates in the resonant process. Therefore, $v_{\mathrm{C} 1}, v_{\mathrm{C} 2}$ and $i_{\mathrm{L}}$ can be expressed as follows, where $V_{0}$ means the DC value of the output voltage:

$$
\begin{gather*}
v_{C 1}(t)=N V_{g}\left(1-\cos \left(\omega_{r} t\right)\right)  \tag{10}\\
v_{C 2}(t)=V_{o}-N V_{g}\left(1-\cos \left(\omega_{r} t\right)\right)  \tag{11}\\
i_{L}(t)=\frac{N V_{g}}{R_{0}} \sin \left(\omega_{r} t\right)  \tag{12}\\
i_{o}(t)=\frac{1}{2} i_{L}(t) \tag{13}
\end{gather*}
$$

Mode III $\left(t_{2}<t<t_{3}\right)$ : At the instant $t_{2}, v_{\mathrm{C} 2}$ decreases to zero and the clamp diode $D_{4}$ conducts. The capacitor voltage $\nu_{\mathrm{C} 1}$ is clamped by the output voltage $v_{0}$. Therefore, the inductor current $i_{\mathrm{L}}$ flows through $D_{4}$ and $D_{1}$ simultaneously. Under the effect of the output voltage $v_{0}$, the inductor current $i_{L}$ decreases linearly. The decline rates of $i_{\mathrm{L}}, i_{\mathrm{D} 1}$ and $i_{\mathrm{D} 4}$ are restricted by the leakage inductor. Before the instant $t_{3}, i_{\mathrm{L}}$ is greater than $i_{\text {load }}$. As a result, $v_{\mathrm{o}}$ continues increasing. At the instant $t_{3}, i_{\mathrm{L}}$ is equal to $i_{\text {load }}$. Therefore, $v_{0}$ reaches the maximum value. The corresponding stage of Mode III is illustrated in Fig. 5(c).

Mode IV $\left(t_{3}<t<t_{4}\right)$ : $i_{\mathrm{L}}$ continues decreasing linearly. Since $i_{\mathrm{L}}$ is less than the load current $i_{\text {load }}, C_{\mathrm{o}}$ is discharged and $\nu_{\mathrm{o}}$ decreases. At the instant $t_{4}, i_{\mathrm{L}}$ decreases to zero and $D_{1}$ turns off. The corresponding stage of Mode IV is illustrated in Fig. 5(d).
In both Mode III and Mode IV, the inductor current decreases linearly. The diodes $D_{1}$ and $D_{4}$ conduct simultaneously. Therefore, the following equations can be obtained:

$$
\begin{gather*}
v_{C 1}(t)=v_{o}  \tag{14}\\
v_{C 2}(t)=0  \tag{15}\\
i_{L}(t)=i_{L}\left(t_{2}\right)+\frac{1}{L}\left(N V_{g}-V_{o}\right)\left(t-t_{2}\right) \tag{16}
\end{gather*}
$$

$$
\begin{equation*}
i_{o}(t)=i_{L}(t) \tag{17}
\end{equation*}
$$

Mode V $\left(t_{4}<t<t 5\right)$ : $S_{1}$ and $S_{4}$ are still switched on. However, there is no current flowing through the transformers in both the primary side and the secondary side. Because the output capacitor $C_{o}$ supplies the load resistor, $v_{0}$ decreases. Due to the diode $D_{4}, v_{\mathrm{C} 1}$ is clamped by the output voltage $v_{\mathrm{o}}$, Therefore, in theory, there is still a tiny current flowing through $D_{4}$ to supply the load. However, it is important to point out that the output capacitor $C_{\mathrm{o}}$ is much larger than the resonant capacitor $C_{1}$. Hence, almost a full load current is supplied by the output capacitor $C_{0}$. The current through $D_{4}$ and $C_{1}$ is much smaller than that through $C_{0}$. As a result, it can be neglected. The path of the tiny current is illustrated by a blue line in Fig. 5(e). At the instant $t_{5}, S_{1}$ and $S_{4}$ are switched off under ZCS while $S_{2}$ and $S_{3}$ turn on under ZCS since there is no current on the primary side of the transformer. The inductor current $i_{\mathrm{L}}$ begins to increase inversely and $C_{2}$ starts to be charged. $D_{4}$ turns off with a very tiny current. The corresponding stage of Mode V is illustrated in Fig. 5(e).

From $t_{5}$ to $t_{10}$, the operation process is symmetrical. Therefore, it is not discussed in this paper.

## IV. Steady-state Analysis of the LC-DS CONVERTER UNDER THE DCM

Under the operation principle mentioned above, a steadystate analysis of the LC-DS is discussed. From $t_{0}$ to $t_{2}$ (Mode I and Mode II), the inductor current integration $A_{1}$ can be expressed as (18), where $t_{0}$ is set equal to zero.

$$
\begin{align*}
A_{1} & =\int_{t 0}^{t 2} i_{L} d t \\
& =\int_{t 0}^{t 2} \frac{N V_{g}}{R_{0}} \sin \left(\omega_{r} t\right) d t  \tag{18}\\
& =\frac{N V_{g}}{\omega_{r} R_{0}}\left(1-\cos \left(\omega_{r} t_{2}\right)\right)
\end{align*}
$$

From $t_{2}$ to $t_{4}$ (Mode III and Mode IV), the inductor current integration $A_{2}$ is given as (19).

$$
\begin{align*}
A_{2} & =\int_{t 2}^{t 4} i_{L} d t \\
& =\frac{1}{2} \times\left(t_{4}-t_{2}\right) \times \frac{N V_{g}}{R_{0}} \sin \left(\omega_{r} t_{2}\right) \tag{19}
\end{align*}
$$

Since $v_{\mathrm{C} 1}$ is equal to $v_{\mathrm{o}}$ at the instant $t_{2}$, equation (20) can be derived from (10). Here the DC value $V_{o}$ is used under the assumption of a large output capacitor.

$$
\begin{equation*}
v_{C 1}\left(t_{2}\right)=N V_{g}\left(1-\cos \left(\omega_{r} t_{2}\right)\right)=V_{o} \tag{20}
\end{equation*}
$$

Therefore, $A_{1}$ can be simplified as follows:

$$
\begin{equation*}
A_{1}=\frac{V_{o}}{\omega_{r} R_{0}} \tag{21}
\end{equation*}
$$

In addition, $i_{\mathrm{L}}\left(t_{4}\right)$ is equal to zero. Therefore, equation (22) can be derived from (16).

$$
\begin{equation*}
i_{L}\left(t_{4}\right)=i_{L}\left(t_{2}\right)+\frac{1}{L}\left(N V_{g}-V_{o}\right)\left(t_{4}-t_{2}\right)=0 \tag{22}
\end{equation*}
$$

According to equation (20) and (22), $A_{2}$ can be simplified as follows:

$$
\begin{align*}
A_{2} & =\frac{1}{2} \times \frac{L}{V_{o}-N V_{g}} \times\left(\frac{N V_{g}}{R_{0}}\right)^{2} \times\left(1-\cos ^{2}\left(\omega_{r} t_{2}\right)\right)  \tag{23}\\
& =\frac{1}{2} \times \frac{L}{V_{o}-N V_{g}} \times \frac{V_{o}}{R_{0}^{2}}\left(2 N V_{g}-V_{o}\right)
\end{align*}
$$

Therefore, the average inductor current $I_{\text {Lavg }}$ from $t_{0}$ to $t_{5}$ can be expressed as follows:

$$
\begin{align*}
I_{\text {Lavg }} & =\frac{2}{T_{s}}\left(A_{1}+A_{2}\right)  \tag{24}\\
& =\frac{2 V_{o} f_{s}}{\omega_{r} R_{0}}+\frac{L}{V_{o}-N V_{g}} \times \frac{V_{o}}{R_{0}^{2}}\left(2 N V_{g}-V_{o}\right) f_{s}
\end{align*}
$$

From $t_{0}$ to $t_{5}$, which is equal to half of a switching period ( $T_{s} / 2$ ), the following equations can be derived, where $M$ is the voltage gain $V_{0} / V_{\mathrm{g}}$.

$$
\begin{gather*}
N V_{g} I_{\text {Lavg }}=\frac{V_{o}^{2}}{R_{L}}  \tag{25}\\
\frac{2 f_{s}}{\omega_{r} R_{0}}+\frac{L f_{s}(2 N-M)}{R_{0}^{2}(M-N)}=\frac{M}{N R_{L}} \tag{26}
\end{gather*}
$$

Finally, the voltage gain $M$ and the power $P$ can be given as follows, where the quality factor $Q$ is still defined as (4) and the normalized frequency $f_{\mathrm{m}}$ is defined as (3).

$$
\begin{align*}
M & =\frac{V_{o}}{V_{g}} \\
& =N\left(2 C_{r} R_{L} f_{s}+1\right)  \tag{27}\\
& =\frac{N}{2 \pi}\left(f_{m} Q+2 \pi\right) \\
P & =\frac{N^{2} V_{g}^{2}\left(2 C_{r} R_{L} f_{s}+1\right)^{2}}{R_{L}}  \tag{28}\\
= & \frac{N^{2} V_{g}^{2}}{R_{L}}\left(\frac{1}{2 \pi} f_{m} Q+1\right)^{2}
\end{align*}
$$

As shown in Fig. 6, the LC-DS operates in the DCM. All of the active switches ( $S_{1} \sim S_{4}$ ) guarantee ZCS during both turn-on and turn-off transitions. The current decline rate of the rectifier diodes $\left(D_{1}\right.$ and $\left.D_{2}\right)$ and the clamp diodes ( $D_{3}$ and $D_{4}$ ) are limited by the leakage inductor. Hence, the reverse-recovery problems are sufficiently alleviated. Under this mode, the voltage gain $M$ has a linear relationship with the normalized frequency $f_{\mathrm{m}}$ as shown in (27). Therefore, the output voltage $V_{\mathrm{o}}$ can be linearly regulated through $f_{\mathrm{s}}$ under the DCM.


Fig. 6. Waveforms of an LC-DS converter.

## V. Design Considerations for the LC-DS CONVERTER

## A. Design Principle for the DCM and Soft-switching

From Fig. 6 it is clear that the LC-DS converter operates in the DCM. In addition, all of the MOSFETs naturally realize the ZCS characteristics during both turn-on and turn-off transitions. In this case, the switching frequency $f_{\mathrm{s}}$ must be lower than the resonant frequency $f_{\mathrm{r}}$. Moreover, the duration from $t_{0}$ to $t_{4}$ must be less than half of a switching period, to ensure that the inductor current $i_{\mathrm{L}}$ can totally decrease to zero before $S_{2}$ and $S_{3}$ are switched on. Therefore, the following inequality must be satisfied as the constraint.

$$
\begin{equation*}
\frac{T_{s}}{2}>t_{4}-t_{0} \tag{29}
\end{equation*}
$$

If $t_{0}$ is set equal to zero, $t_{2}$ can be found as shown in (30) according to (20).

$$
\begin{equation*}
t_{2}=\frac{1}{\omega_{r}} \arccos \left(1-\frac{M}{N}\right) \tag{30}
\end{equation*}
$$

From (12), (22) and (30), the instant $t_{4}$ can be simplified as follows:

$$
\begin{align*}
t_{4} & =\frac{L}{\left(V_{o}-N V_{g}\right)} \frac{N V_{g}}{R_{0}} \sin \left(\omega_{r} t_{2}\right)+\frac{1}{\omega_{r}} \arccos \left(1-\frac{V_{o}}{N V_{g}}\right) \\
& =\frac{1}{\omega_{r}\left(\frac{M}{N}-1\right)} \sqrt{1-\cos ^{2}\left(\omega_{r} t_{2}\right)}+\frac{1}{\omega_{r}} \arccos \left(1-\frac{M}{N}\right)  \tag{31}\\
& =\frac{\sqrt{M(2 N-M)}}{\omega_{r}(M-N)}+\frac{1}{\omega_{r}} \arccos \left(1-\frac{M}{N}\right)
\end{align*}
$$

According to (29), the following inequality must be satisfied.

$$
\begin{equation*}
\frac{T_{s}}{2}>\frac{\sqrt{M(2 N-M)}}{\omega_{r}(M-N)}+\frac{1}{\omega_{r}} \arccos \left(1-\frac{M}{N}\right) \tag{32}
\end{equation*}
$$

Inequality (32) can be further simplified as (33), where the left part of the inequality is defined as the first constraint $g_{1}\left(f_{\mathrm{m}}\right)$.

$$
\begin{equation*}
g_{1}\left(f_{m}\right)=\frac{2}{Q} \sqrt{1-\left(\frac{1}{2 \pi} f_{m} Q\right)^{2}}+\frac{f_{m}}{\pi} \arccos \left(-\frac{1}{2 \pi} f_{m} Q\right)<1 \tag{33}
\end{equation*}
$$

In addition, the square root in (33) must be a real number. As a result, (34) must be satisfied. This is the second constraint, which is defined as $g_{2}\left(f_{\mathrm{m}}\right)$.

$$
\begin{equation*}
g_{2}\left(f_{m}\right)=\frac{1}{2 \pi} f_{m} Q<1 \tag{34}
\end{equation*}
$$

Inequality (34) can be transformed into another expression according to (27) as follows:

$$
\begin{equation*}
2 C_{r} f_{s} V_{o}^{2}<\frac{V_{o}^{2}}{R_{L}} \tag{35}
\end{equation*}
$$

The left part of (35) can be considered as the exchanging power in the equivalent resonant capacitor $2 C_{\mathrm{r}}$ during half of a switching period and it is defined as $P_{\mathrm{Cr}}$. The right part of (35) is equal to the output power $P$ of the converter. Thus, (36) is equivalent to (35) and (34). Therefore, $g_{2}\left(f_{\mathrm{m}}\right)$ is actually the ratio of $P_{\mathrm{Cr}}$ to $P$. According to (27), $g_{2}\left(f_{\mathrm{m}}\right)$ can be shown in another expression, which is given in (37). It is clear that if the voltage gain is fixed, $g_{2}\left(f_{\mathrm{m}}\right)$ is simultaneously fixed.

$$
\begin{align*}
P_{C r} & <P  \tag{36}\\
g_{2}\left(f_{m}\right) & =\frac{P_{C r}}{P} \\
& =\frac{M}{N}-1 \tag{37}
\end{align*}
$$

From (35) and (37), it is clear that the exchanging power of the resonant capacitors needs to be totally transferred to the load as shown in Fig. 6. This process coincides with the
duration from $t_{0}$ to $t_{2}$. After that, $v_{\mathrm{C} 1}$ and $v_{\mathrm{C} 2}$ maintain constant values, and the energy stored in the inductor $L$ is transferred to the load until $t_{4}$. From $t_{4}$ to $t_{5}$, the load is supplied entirely by the filter capacitor $C_{0}$.

If $g_{2}\left(f_{\mathrm{m}}\right)$ is equal to 1 , the duration from $t_{2}$ to $t_{4}$ is null according to (31) and (37). Under this condition, the clamp diodes $\left(D_{3}\right.$ and $\left.D_{4}\right)$ have no chance to conduct and the converter works as the equivalent series resonant converter. Therefore, the converter is equivalent to a traditional LC series resonant converter, which operates in the "type 1 " of odd discontinuous current modes defined in [28], [29]. The output voltage cannot be regulated and is always equal to $2 N V_{\mathrm{g}}$. For the purpose of regulating the output, the LC-DS converter should be designed under the conditions that $g_{1}\left(f_{\mathrm{m}}\right)$ and $g_{2}\left(f_{\mathrm{m}}\right)$ are both less than 1 .

According to (27) and (34), the maximum output voltage is equal to 2 Vg if $N$ is equal to 1 . Therefore, the LC-DS converter is essentially a step-up converter.

It should be pointed out that MOSFETs can naturally obtain ZCS turn-on and turn-off when the converter operates under the DCM, as described in Fig. 5 and Fig. 6. Therefore, the sufficient and necessary conditions for the realization of softswitching are the same as the conditions for the realization of DCM, as given in (33) and (34), which means that $\mathrm{g}_{1}\left(f_{\mathrm{m}}\right)$ and $\mathrm{g}_{2}\left(f_{\mathrm{m}}\right)$ must be simultaneously less than one.

## B. Voltage and Current Stress of the Diodes $D_{I}-D_{4}$

From Fig. 4, it is concluded that the voltage stress of the rectifier diodes $D_{1}$ and $D_{2}$ is equal to $V_{\mathrm{o}}$. The voltage applied across $D_{3}$ and $D_{4}$ is also equal to $V_{0}$.

According to Fig. 6 and (12), the current stress of the diodes $D_{1}$ and $D_{2}$ can be expressed as shown in (38). The current stress of the diodes $D_{3}$ and $D_{4}$ is equal to $i_{\mathrm{L}}\left(t_{2}\right)$, which is expressed in (39) according to (12) and (20).

$$
\begin{align*}
i_{D 1, D 2 \_} \max & =\frac{N V_{g}}{R_{0}}  \tag{38}\\
i_{D 3, D 4 \_\max } & =i_{L}\left(t_{2}\right) \\
& =\frac{N V_{g}}{R_{0}} \sin \left(\omega_{r} t_{2}\right)  \tag{39}\\
& =\frac{N V_{g}}{R_{0}} \sqrt{1-\left(1-\frac{M}{N}\right)^{2}}
\end{align*}
$$

## C. Voltage and Current Stress of the Active Switches $S_{l}-S_{4}$

From the illustrations in Section III, it is clear that all of the active switches ( $S_{1}-S_{4}$ ) have the same voltage and current stress. The voltage stress is equal to the input voltage $V_{\mathrm{g}}$. The current stress is equal to $N^{2} V_{\mathrm{g}} / R_{0}$ according to (12) and Fig. 6.

## D. Voltage and Current Stress of the Resonant Capacitors $C_{1}-C_{2}$

According to Fig. 6, it can be concluded that the voltage stress of the resonant capacitors is equal to the output voltage
$V_{0}$. Meanwhile, the current stress of the resonant capacitors can be given as follows:

$$
\begin{equation*}
i_{C 1, C 2 \_\max }=\frac{N V_{g}}{2 R_{0}} \tag{40}
\end{equation*}
$$

## E. Design Considerations for the Transformer Turn-ratio

According to (27) and (34), the maximum voltage gain $M$ is equal to $2 N$. However, voltage gain $M$ must be designed to be less than $2 N$ so the output voltage can be regulated by the switching frequency $f_{\mathrm{s}}$. Hence, in the practical design process, the transformer turn-ratio $N$ can be selected close to $M / 2$, which means that $g_{2}\left(f_{\mathrm{m}}\right)$ is close to one and the value of $i_{\mathrm{L}}\left(t_{2}\right)$ approaches zero. Therefore, the conduction loss of the diodes $D_{3}$ and $D_{4}$ can be decreased significantly according to (39).

## F. Restrictions of the Switching Frequency $f_{s}$ and Selection of the Resonant Components

As shown in (1) and (2), the leakage inductor $L$ and the resonant capacitors $C_{1}$ and $C_{2}$ determine the value of the resonant frequency $f_{\mathrm{r}}$ and the characteristic impedance $R_{0}$. In order to set the converter operating under the DCM, the constraints functions $g_{1}\left(f_{\mathrm{m}}\right)$ and $g_{2}\left(f_{\mathrm{m}}\right)$ must be less than 1. Therefore, there exist boundary conditions to restrict the normalized frequency $f_{\mathrm{m}}$ and the selection of the resonant parameters. Analytic solutions for the restriction of $f_{\mathrm{m}}$ are hard to obtain because $g_{1}\left(f_{\mathrm{m}}\right)$ contains a square root part and an inverse trigonometric part. Therefore, the iteration method and illustration are presented here in order to find the boundary conditions. A flowchart of the iteration method is shown in Fig. 7.

## G. Selection of the Output Capacitor $C_{o}$

The output capacitor $C_{0}$ is used as the filter capacitor and its value must be large enough to supply a low impedance path during the resonant process. Under this assumption, it can be considered that all of the ac components of the output current $i_{0}$ are filtered by the output capacitor. Therefore, the load current $i_{\text {load }}$ can be considered as a constant value.

However, as shown in Fig. 6, the output capacitor current $i_{C o}$ has the characteristics of piecewise polynomial functions, which bring a lot of difficulty to ripple calculations. As discussed above, in order to reduce the conduction loss of $D_{3}$ and $D_{4}$, the voltage gain $M$ can be designed close to $2 N$. In this way, the current waveform of $i_{\mathrm{Co}}$ can be considered to be sinusoidal in shape from $t_{2}$ to $t_{4}$ as shown in Fig.8. The output voltage ripple can be calculated based on waveforms from $t_{0}$ to $t_{5}$, which is equal to half of a switching period. Therefore, the piecewise polynomial functions for $i_{C o}$ can be simplified as shown in (41), where $I_{\text {load }}$ means the DC value of the load current.

$$
i_{C o}(t)=\left\{\begin{array}{cc}
\frac{N V_{g}}{2 R_{0}} \sin \left(\omega_{r} t\right)-I_{\text {load }} & \left(t_{0}<t<t_{4}\right)  \tag{41}\\
-I_{\text {load }} & \left(t_{4}<t<t_{5}\right)
\end{array}\right.
$$



Fig. 7. Iteration method for the design process of $L, C_{\mathrm{r}}$ and $f_{\mathrm{s}}$.


Fig. 8. Waveform approximation process when $M$ is close to $2 N$. (a) Key waveforms. (b) Approximate key waveforms.

Hence, the capacitor voltage $v_{0}$ can be expressed as shown in (42). $K_{1}$ and $K_{2}$ denote different initial values corresponding to Fig. 8. The output voltage ripple can be expressed as shown
in (43). Therefore, the output capacitor $C_{0}$ can be selected under a desirable ripple range.

$$
\begin{gather*}
v_{o}(t)=\left\{\begin{array}{cc}
\frac{N V_{g} C_{r}}{C_{o}}\left(1-\cos \left(\omega_{r} t\right)\right)-\frac{I_{\text {load }}}{C_{o}} t+K_{1} & \left(t_{0}<t<t_{4}\right) \\
-\frac{I_{\text {load }}}{C_{o}} t+K_{2} & \left(t_{4}<t<t_{5}\right)
\end{array}\right.  \tag{42}\\
v_{o_{-} \text {ripple }}=\frac{2 N V_{g} C_{r}}{C_{o}} \cos \left(\arcsin \frac{2 I_{\text {load }} R_{0}}{N V_{g}}\right)  \tag{43}\\
+\frac{I_{\text {load }}}{C_{o}}\left(\frac{2}{\omega_{r}} \arcsin \frac{2 I_{\text {load }} R_{0}}{N V_{g}}-\frac{1}{\omega_{r}} \pi\right)
\end{gather*}
$$

Due to the possibility that an electrolytic capacitor is used as the output capacitor, ESR is considered here and it is denoted by $R_{\text {ESR }}$. Therefore, the maximum ripple range can be estimated by equation (44).

$$
\begin{align*}
v_{o_{-} \text {ripple }} & =\frac{2 N V_{g} C_{r}}{C_{o}} \cos \left(\arcsin \frac{2 I_{\text {load }} R_{0}}{N V_{g}}\right) \\
& +\frac{I_{\text {load }}}{C_{o}}\left(\frac{2}{\omega_{r}} \arcsin \frac{2 I_{\text {load }} R_{0}}{N V_{g}}-\frac{1}{\omega_{r}} \pi\right)  \tag{44}\\
& +\frac{N V_{g} R_{E S R}}{2 R_{0}}
\end{align*}
$$

## H. Performance Comparisons

When compared with (3), the LC-DS converter has two more freedom-degrees to extend the power level, i.e. $R_{\mathrm{L}}$ and $N$. From (28) it is clear that although the numerator and denominator both contain $R_{\mathrm{L}}$, the power $P$ is always larger than $\left(N V_{\mathrm{g}}\right)^{2} / R_{\mathrm{L}}$. Therefore, with a decrease of $R_{\mathrm{L}}$ (the load becomes heavier), the power level can be increased. In addition, the power level can be increased by selecting a large turn-ratio $N$. As explained in Section II, increasing the turn-ratio $N$ will decrease the power level in the LC-DP. However, this phenomenon is avoided in the proposed LC-DS converter, because the constraint inequalities (33) and (34) have no relationship with the turn-ratio $N$. Therefore, when compared with the LC-DP, the power level can be extended by the LCDS in high step-up applications.

As explained in Section II, the parasitic capacitance of a step-up transformer reflected to the primary side increases with the growth of the turn-ratio $N$. This large value may affect the basic operation principle in an LC-DP under high turn-ratio conditions. However, this phenomenon is sufficiently alleviated in the LC-DS by moving the resonant loops to the secondary side. When compared with the LC-DP, the transformer parasitic capacitance has little effect on the LC resonant process because the value reflected to the secondary side is much less than that reflected to the primary side.

Moreover, in the high step-up condition, the secondary-side resonant loops withstand less current stress when compared with primary-side resonant loops. Therefore, the power loss caused by the clamp diodes and ESR of the resonant capacitors in an LC-DS converter is less than that in an LC-DP converter.

TABLE I
Performance Comparison

|  | LC-DS | Converter in [20] | Converter in [11] | Converter in [16] |
| :---: | :---: | :---: | :---: | :---: |
| Active switch number | 4 | 4 | 1 | 6 |
| Diode number | 4 | 2 | 7 | 2 |
| Capacitor number | 3 | 4 | 6 | 5 |
| Inductor number | Transformer leakage inductor | 2 ( 1 can be integrated in transformer) | Transformer leakage inductor | 3 ( 1 can be integrated in transformer) |
| Transformer number | 1 | 1 | 1 | 1 |
| Minimum number of main circuit components | 12 | 12 | 15 | 16 |
| Pulse modulation mode | PFM | PFM | PWM | PWM |
| Driver position | Primary-side | Primary-side | Primary-side | Primary and Secondary sides |
| Voltage stress of primary-side switches | $S_{1}-S_{4}: V_{\mathrm{g}}$ | $S_{1}-S_{4}: V_{\mathrm{g}}$ | $S_{1}, D_{1}, D_{2}:>V_{\mathrm{g}}$ | $S_{1}-S_{4}:>V_{\mathrm{g}}$ |
| Voltage stress of secondaryside switches | $D_{1}-D_{4}: V_{\text {o }}$ | $D_{1}, D_{2}: V_{\text {o }}$ | $D_{3}-D_{7}:<V_{0} / 2$ | $D_{1}, D_{2}, S_{5}, S_{6}: V_{\mathrm{o}} / 2$ |
| Peak/RMS value of transformer current | High | High | Middle | Low |
| Soft-switching realization | $S_{1}-S_{4}$ : ZCS on\&off $D_{1}-D_{4}$ : ZCS off | $\begin{gathered} S_{1}-S_{4}: \mathrm{ZVS} \text { on } \\ D_{1}, D_{2}: \mathrm{ZCS} \text { off } \end{gathered}$ | $S_{1}:$ ZCS on \& ZVS off $D_{1}-D_{3}, D_{6}$ : ZCS off | $\begin{gathered} S_{1}-S_{6}: \text { ZVS on } \\ D_{1}, D_{2}: \text { ZCS off } \end{gathered}$ |
| Transformer complexity | Low | High | High | Low |

In addition, the parasitic capacitance of the transformer is mainly composed of interlayer capacitance and inter-turn capacitance in the windings. To realize the same voltage gain, the turn-ratio $N$ can be significantly reduced in the LC-DS when compared with the LC-DP. Therefore, the parasitic capacitance in the LC-DS is much smaller than that in the LCDP. Therefore, the LC-DS converter is suitable as a step-up converter for low input applications.

In order to make design trade-off and topology selection in engineering applications, the LC-DS is compared with some other state-of-the-art topologies. Comparison results are summarized in Table I.

The LC-DS and the converter in [20] have higher Peak/RMS values of the transformer current than PWM type converters because of the resonant operation mode. Nevertheless, due to the easy realization of soft-switching under the PFM control, they need fewer components than PWM type converters, where active clamp circuits or a non-dissipative snubber need to be implemented into the PWM type converters in order to realize soft-switching. In addition, the converter in [16] needs both primary-side and secondary-side drivers, which increase the complexity of the circuit design. Meanwhile, the voltage stresses of the primary-side switches in the LC-DS are also lower than those in [11] and [16]. When compared with the converter in [20], the transformer of the LC-DS is very simple because there is no constraint relationship between the leakage inductance and the magnetizing inductance. Therefore, the LC-DS is easy to implement.

## VI. EXPERIMENTAL VERIFICATION

A 500 W prototype of the LC-DS converter is built to verify

TABLE II
Main Circuit Parameters of the LC-DS

| Parameter | Symbol | Specification |
| :--- | :---: | :---: |
| Input voltage | $V_{\mathrm{g}}$ | $35 \mathrm{~V}-42 \mathrm{~V}$ |
| Output voltage | $V_{\mathrm{o}}$ | 400 V |
| Leakage inductor | $L$ | $69.2 \mu \mathrm{H}$ |
| Magnetizing inductor | $L_{\mathrm{m}}$ | 57.4 mH |
| Resonant capacitor value | $C_{1}, C_{2}$ | 30 nF |
| Resonant capacitor ESR | $R_{\mathrm{C1} 1} \mathrm{ESR}, R_{\mathrm{C} 2 \_\mathrm{ESR}}$ | $33.3 \mathrm{~m} \Omega$ |
| Resonant frequency | $f_{\mathrm{r}}$ | 78.1 kHz |
| Output capacitor | $C_{\mathrm{o}}$ | $530 \mu \mathrm{~F}$ |
| Output capacitor ESR | $R_{\mathrm{o}_{-} \mathrm{ESR}}$ | $210 \mathrm{~m} \Omega$ |
| Transformer turn-ratio | $1: N$ | $10: 60$ |

the theoretical analysis. The input voltage range is from 35 V to 42 V and the output voltage is 400 V . The voltage gain varies from 11.43 to 9.52 . The output ripple is designed to be less than $1 \%$ of the nominal value of the output voltage.

To reduce the conduction loss of the clamp diodes according to (39), the maximum voltage gain $M$ is designed close to $2 N$. Hence, $N$ is selected to be equal to 6 . Therefore, $g_{2}\left(f_{\mathrm{m}}\right)$ is equal to $90 \%$ under a 35 V input. Meanwhile, it is equal to $59 \%$ under a 42 V input, according to (37).

The main circuit parameters of the LC-DS prototype are determined as shown in Table II corresponding to Fig. 4. The transformer is made up by combining two EE55 ferrite cores to guarantee a large magnetizing inductor. The leakage inductor $L$ is $69.2 \mu \mathrm{H}$ and the magnetizing inductor is 57.4 mH . Both of them are measured on the secondary side. The magnetizing inductor is sufficiently large when compared with the leakage inductor. So the magnetizing current can be

TABLE III
$Q$-Fm Range Under the Constraints of $G_{1}$ and $G_{2}$ with a 400V Output

| $P(\mathrm{~W})$ | $Q$ | $R_{\mathrm{L}}(\Omega)$ | $f_{\mathrm{m}}$ |
| :---: | :---: | :---: | :---: |
| 500 | 9.42 | 320 | $0-0.666$ |
| 450 | 10.47 | 356 | $0-0.599$ |
| 400 | 11.78 | 400 | $0-0.533$ |
| 350 | 13.46 | 457 | $0-0.466$ |
| 300 | 15.70 | 533 | $0-0.400$ |
| 250 | 18.85 | 640 | $0-0.333$ |
| 200 | 23.56 | 800 | $0-0.266$ |

neglected. IRFP4568 MOSFETs are applied as the active switches, and DSEI60-06A diodes are used for both the rectifier and clamp diodes. Multiple Panasonic 10-nF/1600-Vdc film capacitors are employed in parallel as resonant capacitors, the ESR of which is $100 \mathrm{~m} \Omega$ according to the manufacture's datasheet. A $560-\mu \mathrm{F} / 450-\mathrm{Vdc}$ aluminum electrolytic capacitor is employed as the output capacitor. To be more accurate, the aluminum electrolytic capacitor is measured by an LCR meter. The equivalent capacitor value of aluminum electrolytic capacitor is denoted by $C_{\mathrm{o}}$, while its ESR is denoted by $R_{\mathrm{o} \_ \text {ESR }}$.

In order to fully demonstrate the theoretical analysis, a prototype with power range from 200 W to 500 W was designed in the DCM presented in Section III. The output voltage is regulated by the switching frequency based on (27). Table III presents the possible range of the normalized frequency $f_{\mathrm{m}}$ under the condition of (33) and (34) corresponding to different $Q$ values. As discussed in Section V, the constraints $g_{1}\left(f_{\mathrm{m}}\right)$ and $g_{2}\left(f_{\mathrm{m}}\right)$ must be less than 1 . In order to find the boundary conditions between $f_{\mathrm{m}}$ and $Q$, the operation region based on the parameters in Table II is illustrated in Fig. 9, where the colorful lines correspond to different gain values.

Corresponding to power range from 200 W to 500 W with a 400 V output, the load resistor $R_{\mathrm{L}}$ varies from $800 \Omega$ to $320 \Omega$. According to (2), $R_{0}$ is 33.96 . From (4) it can be concluded that quality factor $Q$ varies from 23.56 to 9.42 .

On the basis of (27), the relationship between $M$ and $f_{\mathrm{m}}$ is illustrated in Fig. 10, where the colorful lines correspond to different quality factors. Under the requirement of a 400 V output, the desirable voltage gain is 11.43 ( 35 V input) and 9.52 ( 42 V input), respectively.
Therefore, two operation tracks for the LC-DS ranging from 200 W to 500 W are illustrated by arrow lines, which correspond to voltage gains of 11.43 and 9.52 , respectively.

There are four operation points $(A \sim D)$ marked in Fig. 10, which determine the operation region (covered in light blue) for the LC-DS prototype. Point $A$ stands for the operation point with a 35 V input and 200 W of power, while $B$ stands for the operation point with a 35 V input and 500 W of power. Similarly, $C$ corresponds to a 42 V input and 200 W of power, while $D$ corresponds to a 42 V input and 500 W of power.

On one hand, if the converter is operating under closed-loop control and a load step occurs, that means the quality factor $Q$


Fig. 9. Restriction region of $Q-f_{\mathrm{m}}$.


Fig. 10. Operation region of the prototype and a plot diagram of $M-f_{\mathrm{m}}$.
changes and the voltage gain is kept constant, the steady-state operation point of Fig. 10 moves horizontally. For example, under the 35 V input and 400 V output condition, if a load step from 200 W to 500 W occurs, the operation point moves from $A$ to $B$.

On the other hand, if the converter is operating under closedloop control and the input voltage varies, that means the quality factor is kept constant but voltage gain changes. Thus, operation point moves along with a certain color line. For example, under the 200 W power condition, if the input voltage varies from 35 V to 42 V , the operation point moves from $A$ to $C$ along with the blue line, which corresponds to a $Q$ value of 23.56 .

According to Fig. 10, the theoretical normalized frequency $f_{\mathrm{m}}$ varies from 0.24 to 0.60 under a 35 V input. Meanwhile, it varies from 0.16 to 0.39 under a 42 V input. Therefore, the theoretical switching frequency varies from 12.2 kHz to 47.1 kHz . In practical operation, the switching frequency is higher than the theoretical result due to power loss. Below this frequency range, the converter can operate with a simple PWM control at a constant switching frequency. The output is regulated by decreasing the duty-ratio when the load resistor further increases. However, this is not the main purpose of this paper and it is not discussed here.

Experimental waveforms are shown in Fig. 11-Fig. 15. All of the MOSFETs guarantee ZCS during both turn-on and turnoff transitions. The diode reverse-recovery problems are significantly alleviated because the current decline rate is


Fig. 11. Light load experimental waveforms ( $V_{\mathrm{g}}=35 \mathrm{~V}, V_{0}=400 \mathrm{~V}, P=200 \mathrm{~W}$ ). (a) Drain-source voltage of $S_{3}$ and $S_{4}$, and the primary-side current $i_{\mathrm{Lp}}$. (b) Drain-source voltage of $S_{1}$ and $S_{2}$, and the primary-side current $i_{\mathrm{L} p}$. (c) Voltage of $D_{1}$ and $D_{2}$, and the secondary-side current $i_{\mathrm{L}}$. (d) Current of $D_{3}$ and $D_{4}$, and the voltage of $C_{1}$ and $C_{2}$. (e) Output voltage ripple, and the secondary-side current $i_{\mathrm{L}}$.

TABLE IV
Voltage Ripple of Theoretical and Measured Results

| Operation conditions | Theoretical ripple | Measured ripple |
| :---: | :---: | :---: |
| $V_{\mathrm{g}}=35 \mathrm{~V}, P=200 \mathrm{~W}$ | 0.67 V | 0.61 V |
| $V_{\mathrm{g}}=35 \mathrm{~V}, P=500 \mathrm{~W}$ | 0.66 V | 0.6 V |
| $V_{\mathrm{g}}=42 \mathrm{~V}, P=200 \mathrm{~W}$ | 0.8 V | 1 V |
| $V_{\mathrm{g}}=42 \mathrm{~V}, P=500 \mathrm{~W}$ | 0.8 V | 1.1 V |

restricted by the leakage inductor. According to (22), the theoretical decline rate is $2.75 \mathrm{~A} / \mu$ s under a 35 V input, and $2.14 \mathrm{~A} / \mu \mathrm{s}$ under a 42 V input, respectively. The output ripple is also measured and shown in Table IV. It is clear that the practical and computed values have good accordance with each other when the input voltage is 35 V , and the voltage gain $M$ is close to $2 N$. Ripple estimation error increases when $M$ is
far away from $2 N$.
It should be noted that there is a high-frequency ringing in the $v_{\mathrm{D} 1}$ and $v_{\mathrm{D} 2}$ waveforms as shown in Fig. 11(c)-Fig. 14(c). This is caused by the parasitic capacitance in the diodes $D_{1}$ and $D_{2}$. When the current $i_{\mathrm{L}}$ decreases to zero, the leakage inductor and parasitic capacitance of the rectifier diodes ( $D_{1}$ and $D_{2}$ ) form high-frequency resonant loops. As a result, the ringing appears. In addition, there is a high-frequency ringing in $i_{\mathrm{D} 3}$ and $i_{\text {D4 }}$ as shown in Fig. 13(d)-Fig. 14(d). This is caused by the parasitic inductance of the wire in series with the clamp diodes, where the wire length must be enough for a current probe to measure $i_{\mathrm{D} 3}$ and $i_{\mathrm{D} 4}$. In addition, experimental results on the dynamic response of the prototype are given in Fig. 15. A simple proportional-integral controller is applied to achieve the closed-loop system. This is based on the relationship between $f_{\mathrm{s}}$ and $v_{\mathrm{o}}$ given in (27).


Fig. 12. Nominal power experimental waveforms ( $V_{\mathrm{g}}=35 \mathrm{~V}, V_{0}=400 \mathrm{~V}, P=500 \mathrm{~W}$ ). (a) Drain-source voltage of $S_{3}$ and $S_{4}$, and the primaryside current $i_{\mathrm{L} \text { p. }}$. (b) Drain-source voltage of $S_{1}$ and $S_{2}$, and the primary-side current $i_{\mathrm{Lp}}$. (c) Voltage of $D_{1}$ and $D_{2}$, and the secondary-side current $i_{\mathrm{L}}$. (d) Current of $D_{3}$ and $D_{4}$, and the voltage of $C_{1}$ and $C_{2}$. (e) Output voltage ripple, and the secondary-side current $i_{\mathrm{L}}$.

It should be pointed out that there is always a trade-off between the transformer volume and the magnetizing inductor value. As discussed before, the magnetizing current can be omitted if the magnetizing inductor is large enough. However, there is always some magnetizing current in the transformer. If a small transformer is selected to save space, a large magnetizing current induces more power loss in the transformer and decreases efficiency. Meanwhile, the turn-off transitions of the MOSFETs can no longer be considered as a ZCS turn-off process. Therefore, the maximum value of the magnetizing current must be controlled.

This value can be computed according to equation (45). Here, $L_{\mathrm{m}}$ denotes the secondary-side magnetizing inductor, $i_{\mathrm{Lm}}$ denotes secondary-side magnetizing current, and $i_{\text {Lmp }}$ denotes the primary-side magnetizing current.

$$
\begin{equation*}
i_{L m p_{-} \max }=N i_{L m_{-} \max }=\frac{N^{2} V_{g}}{4 f_{s} L_{m}} \tag{45}
\end{equation*}
$$

In the prototype, the maximum value of $i_{\mathrm{Lmp}}$ is designed to be less than 600 mA . The theoretical minimum value of $L_{\mathrm{m}}$ is 51.6 mH according to (45). Therefore, two EE55 ferrite cores are selected in parallel to provide the magnetizing inductor.

Practical efficiency curves of the LC-DS prototype are given in Fig. 17. Breakdown illustrations of the power loss are shown in Fig. 18. A full-bridge LLC converter is selected for a comparison in the efficiency test due to the primary-side resonant tank. In order to make a fair comparison, only the transformer and resonant capacitors are different in the two prototypes. The transformer core size of the LLC converter is the same as that of the LC-DS converter. Photographs of these two prototypes are shown in Fig. 16. Efficiency curves of the prototypes are illustrated in Fig. 17. Moreover, the maximum temperatures of the components are recorded under the 500 W power condition, as shown in Table V. It is obvious that the temperatures of the resonant capacitors in the LLC are much


Fig. 13. Light load experimental waveforms ( $V_{\mathrm{g}}=42 \mathrm{~V}, V_{\mathrm{o}}=400 \mathrm{~V}, P=200 \mathrm{~W}$ ). (a) Drain-source voltage of $S_{3}$ and $S_{4}$, and the primary-side current $i_{\mathrm{Lp}}$. (b) Drain-source voltage of $S_{1}$ and $S_{2}$, and the primary-side current $i_{\mathrm{Lp}}$. (c) Voltage of $D_{1}$ and $D_{2}$, and the secondary-side current $i_{\mathrm{L}}$. (d) Current of $D_{3}$ and $D_{4}$, and the voltage of $C_{1}$ and $C_{2}$. (e) Output voltage ripple, and the secondary-side current $i_{\mathrm{L}}$.


(e)

Fig. 14. Nominal power experimental waveforms ( $V_{\mathrm{g}}=42 \mathrm{~V}, V_{0}=400 \mathrm{~V}, P=500 \mathrm{~W}$ ). (a) Drain-source voltage of $S_{3}$ and $S_{4}$, and the primaryside current $i_{\text {Lp. }}$. (b) Drain-source voltage of $S_{1}$ and $S_{2}$, and the primary-side current $i_{\mathrm{Lp}}$. (c) Voltage of $D_{1}$ and $D_{2}$, and the secondary-side current $i_{\mathrm{L}}$. (d) Current of $D_{3}$ and $D_{4}$, and the voltage of $C_{1}$ and $C_{2}$. (e) Output voltage ripple, and the secondary-side current $i_{\mathrm{L}}$.


Fig. 15. Experimental dynamic response of an LC-DS prototype. (a) $200 \mathrm{~W}-500 \mathrm{~W}$ load step under a 35 V input. (b) $200 \mathrm{~W}-500 \mathrm{~W}$ load step under a 42 V input.

(a)

(b)
( $C_{\mathrm{r}}=1 \mu \mathrm{~F}, L_{\mathrm{rp}}=14.3 \mu \mathrm{H}, L_{\mathrm{mp}}=55 \mu \mathrm{H}$, transformer turn-ratio is $1 / 3$ )
Fig. 16. Photographs of LC-DS and LLC prototypes. (a) LC-DS prototype. (b) LLC prototype.

TABLE V
Maximum Temperatures of the Components in a 500 W
Power Test

|  | LLC | LC-DS |
| :--- | :--- | :--- |
| MOSFETs | $78.3^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input | $79.8^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input |
|  | $78.0^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input | $78.5^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input |
| Diodes | $50.2^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input | $52.3^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input |
|  | $51.1^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input | $51.5^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input |
| Resonant | $75.8^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input | $35.5^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input |
|  | $73.8^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input | $34.2^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input |
| Transformer | $60.5^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input | $62.7^{\circ} \mathrm{C} @ 35 \mathrm{~V}$ input |
|  | $61.7^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input | $61.2^{\circ} \mathrm{C} @ 42 \mathrm{~V}$ input |



Fig. 17. Measured efficiency curves.


Fig. 18. Breakdown illustrations of power loss. (a) $V_{\mathrm{g}}=35 \mathrm{~V}$, $P=500 \mathrm{~W}$. (b) $V_{\mathrm{g}}=35 \mathrm{~V}, P=200 \mathrm{~W}$. (c) $V_{\mathrm{g}}=42 \mathrm{~V}, P=500 \mathrm{~W}$. (d) $V_{\mathrm{g}}=42 \mathrm{~V}, P=200 \mathrm{~W}$.
higher than those in the LC-DS converter. This is due to the fact that the large primary-side resonant current induces a nonnegligible power loss. Hence, the efficiency performance of the LLC converter is not satisfactory when compared with the LC-DS converter.

## VII. CONCLUSIONS

An LC resonant converter with clamp diodes on the secondary side (LC-DS) is proposed in this paper. The
operation principle is analyzed in detail and the design considerations are also presented.

The LC-DS has simple circuit and transformer structures. It is derived from the LC-DP converter presented in [8], [24][26]. When compared with the LC-DP, the power level of the LC-DS can be extended by two more design freedom-degrees especially under a low input voltage. When the transformer turn-ratio is equal to 1 , the LC-DS is essentially a step-up converter. Therefore, it is suitable to realize a high step-up function and it is helpful for decreasing the transformer turnratio.

By placing resonant loops on the secondary side of a stepup transformer, the current stress of the resonant capacitors is significantly decreased. Therefore, the power loss caused by the ESR of the resonant capacitors is decreased. Meanwhile, the power loss caused by the clamp diodes is noticeably reduced.

A full-bridge structure is applied on the primary side so there are only active switches without other extra power components. Therefore, the power loss caused by a large primary-side current can be controlled in a minor range.

All of the active switches operate under ZCS during both turn-on and turn-off transitions. The reverse-recovery problems of the diodes are significantly alleviated because the current decline rate is limited by the leakage inductor.

A 500 W prototype with a $35 \mathrm{~V}-42 \mathrm{~V}$ input and a 400 V output has been built. Experimental results obtained with the prototype show good agreements with the theoretical analysis.

## References

[1] L. S. Yang and C. C. Lin, "Analysis and implementation of a DC-DC converter for hybrid power supplies systems," $J$. Power Electron., Vol.15, No.6, pp. 1438-1445, Nov. 2015.
[2] K. I. Hwu and W. Z. Jiang, "An isolated high step-up converter with non-pulsating input current for renewable energy applications," J. Power Electron., Vol. 16, No. 4, pp. 1277-1287, Jul. 2016.
[3] D. H. Kim, H. W. Kim, J. H. Park, and H. J. Jeon, "High efficiency high-step-up single-ended DC-DC converter with small output voltage ripple," J. Power Electron., Vol. 15, No. 6, pp. 1468-1479, Nov. 2015.
[4] J. Y. Lee, Y. S. Jeong, and B. M. Han, "An isolated DC/DC converter using high-frequency unregulated LLC resonant converter for fuel cell applications," IEEE Trans. Ind. Electron., Vol. 58, No. 7, pp. 2926-2934, July 2011.
[5] Z. Yao and L. Xiao, "Family of zero-voltage-switching unregulated isolated step-up DC-DC converters," IET Power Electron., Vol. 6, No. 5, pp. 862-868, May 2013.
[6] T. Qian and B. Lehman, "Buck/half-bridge input-series twostage converter," IET Power Electron., Vol. 3, No. 6, pp. 965-976, Nov. 2010.
[7] W. Li, J. Liu, J. Wu, and X. He, "Design and analysis of isolated ZVT boost converters for high-efficiency and high-step-up applications," IEEE Trans. Power Electron., Vol. 22, No. 6, pp. 2363-2374, Nov. 2007.
[8] A. Pokryvailo, C. Carp, and C. Scapellati, "A 100 kW high
voltage power supply for dual energy computer tomography applications," IEEE Trans. Dielectr. Electr. Insul., Vol. 22, No. 4, pp. 1945-1953, Aug. 2015.
[9] T. Li and L. Parsa, "Design, control, and analysis of a faulttolerant soft-switching DC-DC converter for high-power high-voltage applications," IEEE Trans. Power Electron., Vol. 33, No. 2, pp. 1094-1104, Feb. 2018.
[10] J. H. Lee, T. J. Liang, and J. F. Chen, "Isolated coupled-inductor-integrated DC-DC converter with nondissipative snubber for solar energy applications," IEEE Trans. Ind. Electron., Vol. 61, No. 7, pp. 3337-3348, Jul. 2014.
[11] B. Wu, S. Li, and K. M. Smedley, "A new single-switch isolated high-gain hybrid boosting converter," IEEE Trans. Ind. Electron., Vol. 63, No. 8, pp. 4978-4988, Aug. 2016.
[12] Y. Zhao, W. Li, Y. Deng, and X. He, "Analysis, design, and experimentation of an isolated ZVT boost converter with coupled inductors," IEEE Trans. Power Electron., Vol. 26, No. 2, pp. 541-550, Feb. 2011.
[13] W. Li and X. He, "A family of isolated interleaved boost and buck converters with winding-cross-coupled inductors," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 3164-3173, Nov. 2008.
[14] Y. Zhao, X. Xiang, W. Li, X. He, and C. Xia, "Advanced symmetrical voltage quadrupler rectifiers for high step-up and high output-voltage converters," IEEE Trans. Power Electron., Vol. 28, No. 4, pp. 1622-1631, Apr. 2013.
[15] J. M. Kwon and B. H. Kwon, "High step-up active-clamp converter with input-current doubler and output-voltage doubler for fuel cell power systems," IEEE Trans. Power Electron., Vol. 24, No. 1, pp. 108-115, Jan. 2009.
[16] Y. Lu, Y. Xing, and H. Wu, "A PWM plus phase-shift controlled interleaved isolated boost converter based on semiactive quadrupler rectifier for high step-up applications," IEEE Trans. Ind. Electron., Vol. 63, No.7, pp. 4211-4221, Jul. 2016.
[17] M. Shang and H. Wang, "LLC converter with reconfigurable voltage multiplier rectifier for high voltage and wide output range applications," in Conference of the IEEE Industrial Electronics Society IECON 2017, pp. 1279-1285, 2017.
[18] J. Diaz, P. J. Villegas Saiz, J. A. Martin-Ramos, A. MartinPernia, and J. A. Martinez, "A high-voltage AC/DC resonant converter based on PRC with single capacitor as an output filter," IEEE Trans. Ind. Appl., Vol. 46, No. 6, pp. 21342142, Nov. 2010.
[19] F. M. Ibanez, J. M. Echeverria, J. Vadillo, and L. Fontan, "A step-up bidirectional series resonant DC/DC converter using a continuous current mode," IEEE Trans. Power Electron., Vol. 30, No. 3, pp. 1393-1402, Mar. 2015.
[20] H. Wu, X. Jin, H. Hu, and Y. Xing, "Multielement resonant converters with a notch filter on secondary side," IEEE Trans. Power Electron., Vol. 31, No. 6, pp. 3999-4004, Jun. 2016.
[21] W. Inam, K. K. Afridi, and D. J. Perreault, "Variable frequency multiplier technique for high-efficiency conversion over a wide operating range," IEEE J. Emerg. Sel. Topics Power Electron., Vol. 4, No. 2, pp. 335-343, Jun. 2016.
[22] I. Lee and G. Moon, "Analysis and design of a three-level

LLC series resonant converter for high- and wide-inputvoltage applications," IEEE Trans. Power Electron., Vol. 27, No. 6, pp. 2966-2979, Jun. 2012.
[23] H. Wu, Y. Li, and Y. Xing, "LLC resonant converter with semiactive variable-structure rectifier (SA-VSR) for wide output voltage range application," IEEE Trans. Power Electron., Vol. 31, No. 5, pp. 3389-3394, May 2016.
[24] B. Kurchik, A. Pokryvailo, and A. Schwarz, "High voltage converter for capacitor charging," Pribory iTekhnika Experimenta. New York: Plenum, pp. 121-124, 1990.
[25] A. Pokryvailo, C. Carp, and C. Scapellati, "High-power high-performance low-cost capacitor charger concept and implementation," IEEE Trans. Plasma Sci., Vol. 38, No. 10, pp. 2734-2745, Oct. 2010.
[26] M. Wolf and A. Pokryvailo, "High voltage resonant modular capacitor charger systems with energy dosage," 2005 IEEE Pulsed Power Conference, pp. 1029-1032, 2005.
[27] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," IEEE Trans. Power Electron., Vol. 32, No. 12, pp. 9143-9178, Dec. 2017.
[28] V. Vorperian and S. Cuk. "A complete DC analysis of the series resonant converter," 1982 IEEE Power Electronics Specialists conference, pp. 85-100, 1982.
[29] R. W. Erickson, Fundamentals of Power Electronics. $2^{\text {nd }}$ ed., USA: Kluwer Academic Publishers, Chapter 19, pp.740-752, 2000.
[30] R. L. Steigerwald, "A comparison of half-bridge resonant converter topologies," IEEE Trans. Power Electron., Vol. 3, No. 2, pp. 174-182, Apr. 1988.


Pengyu Jia was born in Hebei, China. He received his B.S. and Ph.D. degrees in Electrical Engineering from Beijing Jiaotong University, Beijing, China, in 2008 and 2014, respectively. From 2014 to 2017, he was with China Academy of Space Technology, Beijing, China. In 2017, he became an Assistant Professor in the College of Electrical and Control Engineering, North China University of Technology, Beijing, China. His current research interests include power electronics converters, stability control, converter modeling technology and the application of wide band-gap semiconductor devices.


Yiqin Yuan was born in Jiangsu, China. He received his B.S. degree in Electrical Engineering from the North China University of Technology, Beijing, China, in 2016, where he is presently working towards his M.S. degree. His current research interests include DC/DC and DC/AC converters.


[^0]:    Manuscript received Jul. 5, 2018; accepted Dec. 14, 2018
    Recommended for publication by Associate Editor Fuxin Liu.
    ${ }^{\dagger}$ Corresponding Author: 08117338@mail.bjtu.edu.cn
    Tel: +86-10-88803519-105, North China University of Technology
    *College of Electrical and Control Engineering, North China University of Technology, China

