# ZVT Series Capacitor Interleaved Buck Converter with High Step-Down Conversion Ratio 

Zhangyong Chen ${ }^{\dagger}$, Yong Chen ${ }^{*}$, Wei Jiang ${ }^{*}$, and Tiesheng Yan ${ }^{* *}$<br>${ }^{\dagger}$, ${ }^{*}$ School of Automation Engineering, Institute for Electric Vehicle Driving System and Safety Technology, University of Electronic Science and Technology of China, Chengdu, China<br>${ }^{* *}$ School of Electrical Engineering and Electronic Information, Xihua University, Chengdu, China


#### Abstract

Voltage step-down converters are very popular in distributed power systems, voltage regular modules, electric vehicles, etc. However, a high step-down voltage ratio is required in many applications to prevent the traditional buck converter from operating at extreme duty cycles. In this paper, a series capacitor interleaved buck converter with a soft switching technique is proposed. The DC voltage ratio of the proposed converter is half that of the traditional buck converter and the voltage stress across the one main switch and the diodes is reduced. Moreover, by paralleling the series connected auxiliary switch and the auxiliary inductor with the main inductor, zero voltage transition (ZVT) of the main switches can be obtained without increasing the voltage or current stress of the main power switches. In addition, zero current turned-on and zero current switching (ZCS) of the auxiliary switches can be achieved. Furthermore, owing to the presence of the auxiliary inductor, the turned-off rate of the output diodes can be limited and the reverse-recovery switching losses of the diodes can be reduced. Thus, the efficiency of the proposed converter can be improved. The DC voltage gain ratio, soft switching conditions and a design guideline for the critical parameters are given in this paper. A loss analysis of the proposed converter is shown to demonstrate its advantages over traditional converter topologies. Finally, experimental results obtained from a $100 \mathrm{~V} / 10 \mathrm{~V}$ prototype are presented to verify the analysis of the proposed converter.


Key words: Loss analysis, Series capacitor buck converter, Zero current switching, Zero voltage transition

## I. Introduction

The step-down power-conversion technique is widely used in the power sources for microprocessors, automotive applications, LED drivers, solar-power regulators and so on. In the field of power conversion, high efficiency and high power density of power converters are the ultimate goal of researchers and engineers. However, owing to the high voltage stress and current stress of the components in power conversion systems, there are large conduction losses of the components, switching losses of the power switches, reverserecovery switching losses of the power diodes and so on.

[^0]These losses limit the efficiency improvements of power converters. In order to improve the power conversion efficiency of DC-DC step-down converters, passive snubbers were presented in [1], [2] to achieve zero-current turn-on and zero-voltage turn-off of switches. As a result, the switching losses of the power switches can be reduced. In addition, the coupled-inductor technique is introduced to the output-side of a step-down converter to relieve the reverse-recovery problems of output diodes in [3]-[5]. However, such a technique is achieved at the expense of increased voltage or current stress on the main switches. Thus, the improved performance of this converter is limited. In [6], a twin-buck converter with zero voltage transition was proposed. However, the soft switching ranges of this converter are narrowed which is determined by the restored inductor energy. By introducing a coupledinductor and auxiliary switch, efficient ZVS operation with load variations of the converter was obtained in [7]. However, the circuit complexity of the proposed converter is increased. When operating in the critical conduction mode, soft switching
for the main switches and diode in the buck converter is achieved. In addition, Gallium nitride ( GaN ) power switching devices [8] can be used to further improve the efficiency of the buck converter. Unfortunately, a large current ripple increases the conduction losses of the power switches and diode [9]. Thus, it is only available for low power applications. In [10], [11], the switch voltage stress of a converter was reduced by utilizing the switch-capacitor technique. Thus, a low switching loss and improved step-down conversion ratio are achieved to improve the character of this converter. A soft switching cell [12] and an active clamp circuit [13] can be used in the buck converters in PV panel and wind turbines applications. The zero voltage transition technique was first presented by Guichao Hua et al. [14] in order to achieve zero voltage switching of power switches without increasing the voltage stress and current stress in PWM converters. When this technique is applied in DC/DC buck converters and interleave buck converters [15]-[20], their efficiency can be increased.

In many applications, a high step-down conversion ratio is required to prevent the converter from operating at an extreme duty cycle. Many techniques have been presented to solve this problem. Four-phase interleaved buck converters [21], [22] and a two phase interleave buck converter [23] were proposed to achieve a high step-down conversion ratio and low switch voltage stress. In addition, automatic current sharing is also achieved without adding any active auxiliary components or using transformers. A series capacitor buck converter was proposed in [24] to reduce switching losses and inductor current ripple. Only one capacitor is added to the traditional interleave buck converter. Thus, the efficiency of interleave buck converters can be improved with a simple circuit topology. In order to further extended the duty cycle, the coupledinductor technique was utilized in a converter in [25] by regulating the turns-ratio of the couple-inductor and the duty cycle of the main switches. In [26], two series capacitors have been introduced to an interleaved buck converter to achieve a very high step-down conversion ratio. By combining a quadratic buck converter and the soft switching technique, a high step-down ratio and zero voltage switching for the main switches can be achieved. As a result, this converter has been successfully applied to high step-down ratio applications [27], [28]. However, in terms of the cascade of the power conversion in quadratic buck converters, the efficiency is very low despite utilizing the soft switching technique. A three-level buck converter is presented to reduce the switch voltage stress of converters and a zero current transition technique is utilized to reduce switching losses. Thus, a high efficiency can be obtained. However, floating four switches are used in the converter proposed in [29]. However, the control of this converter is very complex. A zero voltage transition technique is utilized in the fourth-order buck converter [30], and high step-down and ZVS of the main switches can be achieved. However, this buck


Fig. 1. Proposed zero voltage transition interleaved buck converter topology.
converter topology is also complex.
In order to achieve a high efficiency and a high step-down conversion ratio, a zero voltage transition technique is introduced to the series capacitor interleaved buck converter in this paper. The proposed converter, where the ZCS-ZVS PWM circuit cell [31], [32] is composed of a series connection of auxiliary switches and an inductor, is utilized. Zero voltage transition of the main power switches can be achieved and zero current switching of the auxiliary switches can be obtained in a wide operating range. Due to the small operating time of the auxiliary circuit, the additional conduction losses caused by the auxiliary circuit are very small. The proposed technique does not increase the voltage stress and current stress of the main switches and diodes. It behaves as a PWM-type character.

The circuit configuration and operation principle of the proposed converter are presented in Section II. Relevant analysis results, including the voltage transfer gain, soft switching condition, selection of the auxiliary circuit parameters and implementation of the driver circuit, are given in Section III. A loss analysis of the proposed converter is shown in Section IV, and the performance of the proposed converter is confirmed by the experimental results obtained with a $100 \mathrm{~V} / 10 \mathrm{~V}$ prototype in Section V. Topology variations of the proposed converter are illustrated in Section VI, and some conclusions are given in Section VII.

## II. Proposed ZVT SERIES CAPACITOR Interleaved Buck Converter

## A. Circuit Configuration

The proposed zero voltage transition (ZVT) series capacitor based interleaved buck converter topology is shown in Fig. 1. The series capacitor based interleaved buck converter is composed of the switches $S_{1}$ and $S_{2}$, the diodes $D_{1}$ and $D_{2}$, the output inductors $L_{1}$ and $L_{2}$, and the series capacitor $C_{1}$, which was proposed and analyzed by Il-Oun Lee, et al. [24]. The analyzed results show that series capacitor interleaved buck converters have the merits of extended duty cycle, reduced switching losses, decreased inductor current ripples, and automatic current balancing, when compared with the
interleaved buck converter. Therefore, the series capacitor interleaved buck converter has been as potential candidate in applications where non-isolation, a high step-down conversion ratio and a high output current with low ripple are required. However, the switching losses and the capacitive discharging losses of the power switches in series capacitor buck converters are the dominant losses as derived from a loss analysis of this converter. These problems become worse with an increase in the switching frequency. Thus, in order to further improve the efficiency of this converter, the switching losses and capacitive discharging losses should be reduced or eliminated. The soft switching technique provides a solution for these problems.

In this paper, a zero voltage transition technique is proposed for use in a series capacitor buck converter without increasing the component voltage or current stress on the main power switches or diodes. In addition, zero voltage switching (ZVS) of the power switches can be achieved in the whole operating range, and the reverse recovery losses of the output diodes can be reduced due to the limited rate of the turned-off $\mathrm{d} i / \mathrm{d} t$ slew rate. Moreover, the zero current switching (ZCS) and zero current turn-on for the auxiliary switch can be achieved to reduce the switching losses of the auxiliary switch. In Fig. 1, the auxiliary circuit is composed of a series connection of the switch $S_{a 1}$, the diode $D_{a 1}$ and the inductor $L_{a 1}$, and a series connection of the switch $S_{\mathrm{a} 2}$, the diode $D_{\mathrm{a} 2}$ and inductor $L_{\mathrm{a} 2}$, which are also paralleled with the output inductors $L_{1}$ and $L_{2}$, respectively. The auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ are turned-on before the arrival of the gate pulse of the main switches $S_{1}$ and $S_{2}$ and they provide negative current through the switches $S_{1}$ and $S_{2}$. Zero voltage switching for the switches $S_{1}$ and $S_{2}$ can be achieved.

## B. Operation Principle

In order to simplify the analysis of the proposed converter, the following assumptions are made. 1) All of the semiconductor devices in the proposed converter, which include the power switch $S_{1}$ and $S_{2}$, and the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$, are ideal except for the anti-parallel diodes and output capacitors. The output diodes $D_{1}$ and $D_{2}$, and the auxiliary diodes $D_{\mathrm{a} 1}$ and $D_{\mathrm{a} 2}$ are ideal except for the stray capacitors. 2) The output capacitor $C_{\mathrm{o}}$ and the series capacitor $C_{1}$ are very large so that the voltages $V_{\mathrm{o}}$ and $V_{\mathrm{C} 1}$ can be considered as constants in a switching cycle. 3) The auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ are turned-on before the main power switches $S_{1}$ and $S_{2}$, respectively. 4) The converter is operated in the steady state.

Fig. 2 shows key waveforms of the proposed converter, where $\nu_{\mathrm{gs}}$ is the gate pulse of the power switches $S_{1}, S_{2}, S_{\mathrm{a} 1}, S_{\mathrm{a} 2}$, and the gate pulse of the switches $S_{2}$ and $S_{\mathrm{a} 2}$ have a $180^{\circ}$ shift delay to the switches $S_{1}$ and $S_{\mathrm{a} 1}$, respectively. In addition, the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ are turned-on before the main power switches $S_{1}$ and $S_{2} . i_{\mathrm{La} 1}$ and $i_{\mathrm{La} 2}$ are the currents through the auxiliary inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2} ; i_{\mathrm{s} 1}$ and $i_{\mathrm{s} 2}$ are the currents through the switches $S_{1}$ and $S_{2}$; and $i_{\mathrm{D} 1}$ and $i_{\mathrm{D} 2}$ are the currents
through the output diodes $D_{1}$ and $D_{2}$. In the proposed converter, there exist ten operation modes in a switching cycle, and the equivalent circuits of proposed converter for each operation mode are shown in Fig. 3.

Mode 1 [ $\left.t_{0} \sim t_{1}\right]:$ At $t=t_{0}$, the gate pulse for the power switch $S_{a 1}$ is turned to on, the auxiliary switch $S_{a 1}$ is turned-on, and the switches $S_{1}, S_{2}$ and $S_{\mathrm{a} 2}$ are turned-off. The output inductor current is freewheeling through the output diodes $D_{1}$ and $D_{2}$. Because of the turned-on auxiliary switch $S_{\mathrm{a} 1}$, the voltage across the auxiliary inductor is equal to the output voltage. In addition, the current $i_{\text {Lal }}$ is linearly increased and current $i_{\mathrm{D} 1}$ is linearly decreased. When the current $i_{\mathrm{D} 1}$ is decayed to zero, the diode $D_{1}$ is turned-off and this mode is ended. In this interval, the current $i_{\text {Lal }}$ can be expressed as:

$$
\begin{equation*}
i_{\mathrm{La} 1}(t)=\frac{V_{\mathrm{o}}}{L_{a 1}}\left(t-t_{0}\right) \tag{1}
\end{equation*}
$$

At the end of this interval, the current $i_{\text {Lal }}$ is equal to $I_{0} / 2-\Delta i_{\mathrm{L} 1} / 2$, since the diode $D_{1}$ is decayed to zero, where $I_{0}$ is output current, $V_{0}$ is the output voltage, and $\Delta i_{\mathrm{L} 1}$ is the peak-peak current ripple of the inductor $L_{1}$. Thus, the interval time can be obtained as:

$$
\begin{equation*}
\Delta T_{10}=\frac{I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2}{V_{\mathrm{o}} / L_{a 1}} \tag{2}
\end{equation*}
$$

Mode $2\left[\boldsymbol{t}_{1} \sim \boldsymbol{t}_{\mathbf{2}}\right]$ : At $t=t_{1}$, the current $i_{\mathrm{D} 1}$ is decayed to zero and the diode $D_{1}$ is turned-off. In this mode, due to the continued turn-on of the switch $S_{a 1}$, the stray capacitor of the switch $S_{1}$ and the diode $D_{1}$ are resonant with the auxiliary inductor $L_{a 1}$. In addition, the equivalent resonant capacitor is equal to the parallel stray capacitor of the switches $S_{1}$ and $S_{2}$ and the diode $D_{1}$. After half of a resonant period, the current $i_{\mathrm{La} 1}$ is returned to $I_{0} / 2-\Delta i_{\mathrm{L} 1} / 2$, and equal to the current $i_{\mathrm{L} 1}$. At the end this interval, the voltage across the diode $D_{1}$ rises up to the difference of the input voltage and the capacitor voltage $V_{\mathrm{Cl}}$. In addition, the voltage across the switch $S_{1}$ is decayed to zero. Then the gate pulse of the switch $S_{1}$ is arrives. In addition, the zero voltage switching of the power switch $S_{1}$ can be achieved and the switching losses can be eliminated. Based on the analysis, the circuit equation can be obtained as:

$$
\left\{\begin{array}{l}
-C_{e q} \frac{\mathrm{~d} v_{S 1}(t)}{\mathrm{d} t}=i_{L a 1}(t)-\left(I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2\right)  \tag{3}\\
L_{a 1} \frac{\mathrm{~d} i_{\mathrm{La1}}(t)}{\mathrm{d} t}=V_{\mathrm{o}}-V_{\mathrm{in}}+V_{C 1}+v_{s 1}(t)
\end{array}\right.
$$

$i_{\text {Lal }}$ and $v_{\mathrm{S} 1}$ can be solved according to equation (3) with the initial condition $\quad i_{\text {Lal }}\left(t_{0}\right)=I_{0} / 2-\Delta i_{\mathrm{L} 1} / 2, \quad v_{\mathrm{S} 1}\left(t_{0}\right)=V_{\text {in }}-V_{\mathrm{C} 1}$. Therefore, the auxiliary inductor current and drain-source across the switch $S_{1}$ can be expressed as:

$$
\left\{\begin{array}{l}
i_{\mathrm{La} 1}(t)=\left(I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2\right)+\left(V_{\mathrm{o}} / Z_{\mathrm{r} 1}\right) \cdot \sin \left(\omega_{\mathrm{r} 1} t\right)  \tag{4}\\
\nu_{s 1}(t)=V_{\mathrm{in}}-V_{C 1}+\left(\cos \left(\omega_{\mathrm{r} 1} t\right)-1\right) \cdot V_{\mathrm{o}}
\end{array}\right.
$$

Where the character impedance $Z_{\mathrm{rl}}=\sqrt{L_{a 1} / C_{\mathrm{eq}}}$ and the resonant angular frequency $\omega_{\mathrm{r} 1}=1 / \sqrt{L_{\mathrm{a} 1} C_{\mathrm{eq}}}$. In addition, $C_{\mathrm{eq} 1}=C_{\mathrm{S} 1}+C_{\mathrm{s} 2}+C_{\mathrm{d} 1}$ and $C_{\mathrm{s} 1}, C_{\mathrm{s} 2}, C_{\mathrm{d} 1}$ are the stray capacitors of the power switches $S_{1}$ and $S_{2}$ and the diode $D_{1}$.

The time of this interval is:

$$
\begin{equation*}
\Delta T_{21}=\pi \sqrt{L_{\mathrm{a} 1} C_{\mathrm{eq} 1}} \tag{5}
\end{equation*}
$$

Mode $3\left[\boldsymbol{t}_{\mathbf{2}} \sim \boldsymbol{t}_{3}\right]$ : At $t=t_{2}$, the gate pulse of the switch $S_{1}$ is achieved since the voltage across the switch $S_{1}$ was decayed to zero and anti-parallel diode of the switch $S_{1}$ was conducted in the previous mode. The auxiliary switch $S_{\mathrm{a} 1}$ continues conducting and voltage across the inductor $L_{\mathrm{a} 1}$ is equal to the difference of the input voltage $V_{\mathrm{C} 1}$ and the output voltage $V_{\mathrm{o}}$. Thus, the current $i_{\text {Lal }}$ is linearly decreased. In addition, the inductor current $i_{\mathrm{L} 1}$ is increased at the rate of $\left(V_{\mathrm{in}}-V_{\mathrm{C} 1}-V_{\mathrm{o}}\right) / L_{1}$, and the current $i_{\mathrm{L} 2}$ is freewheeling with the diode $D_{2}$. In this interval, the following equations can be obtained as:

$$
\begin{gather*}
i_{\mathrm{La} 1}(t)=\left(I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2\right)-\frac{V_{\mathrm{in}}-V_{C 1}-V_{\mathrm{o}}}{L_{\mathrm{a} 1}}\left(t-t_{2}\right)  \tag{6}\\
i_{\mathrm{L} 1}(t)=i_{\mathrm{L} 1}\left(t_{2}\right)+\frac{V_{\mathrm{in}}-V_{C 1}-V_{\mathrm{o}}}{L_{1}}\left(t-t_{2}\right) \tag{7}
\end{gather*}
$$

When the current $i_{\text {Lal }}$ is decreased to zero, the current through the switch $S_{1}$ is equal to the inductor current $i_{\mathrm{L} 1}$, and this mode ends. Thus, the time interval is:

$$
\begin{equation*}
\Delta T_{32}=\frac{I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2}{\left(V_{\text {in }}-V_{C 1}-V_{\mathrm{o}}\right) / L_{a 1}} \tag{8}
\end{equation*}
$$

Mode $4\left[t_{3} \sim t_{4}\right]$ : At $t=t_{3}$, the current through the switch $S_{\mathrm{a} 1}$ is decayed to zero, and zero current turn-off for the auxiliary switch $S_{\mathrm{a} 1}$ can be achieved. The current $i_{\mathrm{s} 1}$ is equal to the current $i_{\mathrm{L} 1}$ through inductor $L_{1}$, and the current $i_{\mathrm{L} 1}$ is still linearly increased with the rate of $\left(V_{\mathrm{in}}-V_{\mathrm{C} 1}-V_{\mathrm{o}}\right) / L_{1}$. The diode $D_{2}$ is provided as the following path for the inductor current $i_{\mathrm{L} 2}$.

Mode $5\left[t_{4} \sim t_{5}\right]$ : At $t=t_{4}$, the gate pulse of the switch $S_{1}$ disappears and the switch $S_{1}$ is turned-off. Then, the currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$ freewheel through the diodes $D_{1}$ and $D_{2}$, and the currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$ are decreased with the rates of $V_{0} / L_{1}$ and $V_{0} / L_{2}$.

Mode $6\left[t_{5} \sim t_{6}\right]$ : After half of a switching period, the gate pulse of the auxiliary switch $S_{\mathrm{a} 2}$ is arrived at and the auxiliary switch $S_{\mathrm{a} 2}$ is turned-on. The auxiliary current $i_{\mathrm{La} 2}$ is increased linearly with the rate of $V_{0} / L_{\mathrm{a} 2}$. The currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$ are freewheeling through the diodes $D_{1}$ and $D_{2}$. In this interval, the current $i_{\mathrm{La} 2}$ can be expressed as:

$$
\begin{equation*}
i_{\mathrm{La} 2}(t)=\frac{V_{\mathrm{o}}}{L_{a 2}}\left(t-t_{5}\right) \tag{9}
\end{equation*}
$$

When the current $i_{\mathrm{La} 2}$ is increased and becomes equal to the current $i_{\mathrm{L} 2}$, zero current turn-off for the diode $D_{2}$ is realized. At the end of this mode, the current $i_{\mathrm{La} 2}$ is equal to $I_{0} / 2-\Delta i_{\mathrm{L} 2} / 2$, where $\Delta i_{\mathrm{L} 2}$ is the current ripple of the inductor $L_{2}$. Thus, the interval time can be obtained as:

$$
\begin{equation*}
\Delta T_{65}=\frac{I_{\mathrm{o}} / 2-\Delta i_{\mathrm{L} 2} / 2}{V_{\mathrm{o}} / L_{\mathrm{a} 2}} \tag{10}
\end{equation*}
$$

Mode 7 [ $\left.\boldsymbol{t}_{6} \sim \boldsymbol{t}_{7}\right]$ : At $t_{6}$, the diode $D_{1}$ is turned-off at zero current. The auxiliary switch $S_{\mathrm{a} 2}$ is continuously turned-on, the stray capacitor of the switch $S_{2}$ and the diode $D_{2}$ is resonant with the auxiliary inductor $L_{\mathrm{a} 2}$, and the equivalent resonant capacitor is equal to the parallel of $C_{\mathrm{s} 2}$ and $C_{\mathrm{d} 2}$. After half of a resonant period, the current $i_{\mathrm{La} 2}$ returns to $I_{\mathrm{o}} / 2-\Delta i_{\mathrm{L} 1} / 2$, and is equal to the current $i_{\mathrm{L} 2}$. At this end of this interval, the voltage across the diode $D_{2}$ is equal to $V_{\mathrm{C} 1}$, and the drain-source voltage across the switch $S_{2}$ is equal to zero. Thus, the condition for the zero voltage switching of the switch $S_{2}$ is guaranteed. Based on the analysis, the circuit equation can be obtained as:

$$
\left\{\begin{array}{l}
-C_{e q} \frac{\mathrm{~d} v_{S 2}(t)}{\mathrm{d} t}=i_{L a 2}(t)-\left(I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2\right)  \tag{11}\\
L_{a 2} \frac{\mathrm{~d} i_{\mathrm{La} 2}(t)}{\mathrm{d} t}=V_{\mathrm{o}}-V_{C 1}+v_{s 2}(t)
\end{array}\right.
$$

$i_{\text {Lal }}$ and $v_{\mathrm{S} 1}$ can be solved according to equation (11) with the initial conditions $i_{\mathrm{La} 2}\left(t_{0}\right)=I_{0} / 2-\Delta i_{\mathrm{L} 1} / 2$ and $v_{\mathrm{S} 2}\left(t_{0}\right)=V_{\mathrm{C} 1}$. Therefore, the auxiliary inductor current and drain-source across the switch $S_{1}$ can be expressed as:

$$
\left\{\begin{array}{l}
i_{\mathrm{La} 2}(t)=\left(I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2\right)+\left(V_{\mathrm{o}} / Z_{\mathrm{r} 2}\right) \cdot \sin \left(\omega_{\mathrm{r} 2} t\right)  \tag{12}\\
v_{\mathrm{s} 2}(t)=V_{C 1}+\left(\cos \left(\omega_{\mathrm{r} 2} t\right)-1\right) \cdot V_{\mathrm{o}}
\end{array}\right.
$$

Where the character impedance $Z_{\mathrm{r} 2}=\sqrt{L_{a 2} / C_{\mathrm{eq} 2}}$, the resonant angular frequency $\omega_{\mathrm{r} 2}=1 / \sqrt{L_{\mathrm{a} 2} C_{\mathrm{eq} 2}}$ and $C_{\mathrm{eq} 2}=C_{\mathrm{s} 2}+C_{\mathrm{d} 2}$. In addition, $C_{\mathrm{s} 2}$ and $C_{\mathrm{d} 2}$ are the stray capacitors of the power switch $S_{2}$ and the diode $D_{2}$, respectively.

The time of this interval is:

$$
\begin{equation*}
\Delta T_{76}=\pi \sqrt{L_{\mathrm{a} 2} C_{\mathrm{eq} 2}} \tag{13}
\end{equation*}
$$

Mode $8\left[\boldsymbol{t}_{7} \sim \boldsymbol{t}_{8}\right]$ : At $t=t_{7}$, the gate pulse of the switch $S_{2}$ is achieved. The difference of the currents $i_{\mathrm{La} 2}$ and $i_{\mathrm{L} 2}$ is following through the switch $S_{2}$, and the anti-parallel diode for the switch $S_{2}$ is conducted. Thus, the zero voltage switching of the switch $S_{2}$ is guaranteed. The current through the auxiliary inductor and the auxiliary switch $S_{\mathrm{a} 2}$ is decreased at the rate of $\left(V_{\mathrm{o}}-V_{\mathrm{C} 1}\right) / L_{\mathrm{a} 2}$, and the current $i_{\mathrm{S} 2}$ is increased. When the current $i_{\mathrm{La} 2}$ is decayed to zero, the current $i_{\mathrm{S} 2}$ is equal to the current $i_{\mathrm{L} 2}$, the zero current switching for the auxiliary switch is achieved and this mode ends. Moreover, the diode $D_{1}$ provides the following path for


Fig. 2. Key waveforms of the proposed converter.
the output inductor $L_{1}$. In this interval, the following equations can be obtained as:

$$
\begin{gather*}
i_{\mathrm{La} 2}(t)=\left(I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2\right)-\frac{V_{C 1}-V_{\mathrm{o}}}{L_{\mathrm{a} 2}}\left(t-t_{7}\right)  \tag{14}\\
i_{\mathrm{L} 2}(t)=i_{\mathrm{L} 2}\left(t_{7}\right)+\frac{V_{C 1}-V_{\mathrm{o}}}{L_{2}}\left(t-t_{7}\right) \tag{15}
\end{gather*}
$$

When the current $i_{\mathrm{La} 2}$ is decreased to zero, this mode ends. Thus, the time interval is:

$$
\begin{equation*}
\Delta T_{87}=\frac{I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2}{\left(V_{C 1}-V_{\mathrm{o}}\right) / L_{a 2}} \tag{16}
\end{equation*}
$$

Mode 9 [ $\left.\boldsymbol{t}_{8} \sim t_{9}\right]$ : At $t=t_{8}$, the current $i_{\mathrm{La} 2}$ is decreased to zero, and the auxiliary switch $S_{\mathrm{a} 2}$ is turned-off at zero current. The capacitor $C_{1}$ provides the energy transfer to the load-side, and the diode $D_{1}$ provides the following path for the inductors $L_{1}$ and $L_{2}$. The current $i_{\mathrm{L} 1}$ is decreased with the rate of $V_{0} / L_{1}$, and the current $i_{\mathrm{L} 2}$ is increased with the rate of $\left(V_{\mathrm{C} 1}-V_{\mathrm{o}}\right) / L_{2}$. Thus, the interleaved current is flowing through the diode $D_{1}$, and the current ripple of $i_{\text {D } 1}$ can be reduced. The following equation can be obtained as:

$$
\begin{gather*}
i_{\mathrm{L} 1}(t)=i_{\mathrm{L} 1}\left(t_{8}\right)-\frac{V_{\mathrm{o}}}{L_{1}}\left(t-t_{8}\right)  \tag{17}\\
i_{\mathrm{L} 2}(t)=i_{\mathrm{L} 2}\left(t_{8}\right)+\frac{V_{C 1}-V_{\mathrm{o}}}{L_{2}}\left(t-t_{8}\right)  \tag{18}\\
i_{\mathrm{D} 1}(t)=i_{\mathrm{L} 1}(t)+i_{\mathrm{L} 2}(t) \tag{19}
\end{gather*}
$$

Mode $10\left[t_{9} \sim t_{10}\right]$ : At $t=t_{9}$, the gate pulse for the power switch $S_{2}$ disappears and the switch $S_{2}$ is turned-off. The diodes $D_{1}$ and $D_{2}$ provide the following path for the inductors $L_{1}$ and $L_{2}$, respectively. The currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$ are decreased linearly with the rates of $V_{0} / L_{1}$ and $V_{0} / L_{2}$. When the gate pulse for the auxiliary switch $S_{a 1}$ is achieved, the next switching begins again.


Fig. 3. Operational modes of the proposed converter.

## III. PERFORMANCE ANALYSIS OF THE PROPOSED CONVERTER

## A. Voltage Transfer Gain

Based on the above analysis, in the case of $D<0.5$, the principle of the voltage-second balance is applied to the output inductors $L_{1}$ and $L_{2}$, and the following equations can be obtained as:

$$
\begin{gather*}
\left(V_{\mathrm{in}}-V_{C 1}-V_{\mathrm{o}}\right) D T_{\mathrm{s}}=V_{\mathrm{o}}(1-D) T_{\mathrm{s}}  \tag{20}\\
\left(V_{\mathrm{C} 1}-V_{\mathrm{o}}\right) D T_{\mathrm{s}}=V_{\mathrm{o}}(1-D) T_{\mathrm{s}} \tag{21}
\end{gather*}
$$

The voltage across the series capacitor and the DC voltage ratio can be expressed as:

$$
\begin{equation*}
V_{\mathrm{C} 1}=\frac{1}{2} V_{\mathrm{in}} \quad M=\frac{V_{\text {in }}}{V_{\mathrm{o}}}=\frac{1}{2} D \tag{22}
\end{equation*}
$$

It can be seen from equation (22) that the additional auxiliary zero voltage transition circuit has no effect on the voltage transfer gain. Moreover, the DC voltage ratio of the proposed converter is half that of the traditional interleaved buck converter. Thus, a higher step down ratio can be achieved when compared with the traditional buck converter.

## B. Soft Switching Condition

1) Condition of Zero Voltage Switching for the Power Switches $S_{1}$ and $S_{2}$ : Based on the analysis in section II, in order to achieve zero voltage switching of the power switches $S_{1}$ and $S_{2}$, there needs to be sufficient time to build the auxiliary inductor current and to decrease the voltage across the switch to zero. Therefore, the currents $i_{\mathrm{La} 1}$ and $i_{\mathrm{La} 2}$ should be made greater than the minimum of the currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$. In addition, they should complete the energy commutation of component in the converter. Thus, the requirement of the time interval of the auxiliary circuit for the switches $S_{1}$ and $S_{2}$ can be obtained as:

$$
\begin{align*}
& D_{\mathrm{a}} T_{\mathrm{s}}>\Delta T_{10}+\Delta T_{21}=\frac{I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2}{V_{\mathrm{o}} / L_{a 1}}+\pi \sqrt{L_{\mathrm{a} 1} C_{\mathrm{eq} 1}}  \tag{23}\\
& D_{\mathrm{a}} T_{\mathrm{s}}>\Delta T_{65}+\Delta T_{76}=\frac{I_{\mathrm{o}} / 2-\Delta i_{\mathrm{L} 2} / 2}{V_{\mathrm{o}} / L_{\mathrm{a} 2}}+\pi \sqrt{L_{\mathrm{a} 2} C_{\mathrm{eq} 2}} \tag{24}
\end{align*}
$$

Where $D_{\mathrm{a}}$ is the duty cycle of the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2} . T_{\mathrm{s}}$ is the switching period. The current ripple of the output inductor currents $i_{\mathrm{L} 1}$ and $i_{\mathrm{L} 2}$ can be expressed as:

$$
\begin{equation*}
\Delta i_{\mathrm{L} 1}=\frac{V_{\mathrm{o}}}{L_{1}}(1-D) T_{\mathrm{s}}, \quad \Delta i_{\mathrm{L} 2}=\frac{V_{\mathrm{o}}}{L_{2}}(1-D) T_{\mathrm{s}} \tag{25}
\end{equation*}
$$

2) Condition of Zero Current Switching for the Power Switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ : In order to achieve zero current switching for the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$, the current through the switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ should be reduced to zero. Thus, after the main switches $S_{1}$ and $S_{2}$ are turned-on, it needs external time to decay the currents $i_{\mathrm{La} 1}$ and $i_{\mathrm{La} 2}$ to zero. The condition of the ZCS switching for the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ can be obtained as:

For switch $S_{\text {al }}$ :

$$
\begin{align*}
& D_{\mathrm{a}} T_{\mathrm{s}}>\Delta T_{10}+\Delta T_{21}+\Delta T_{32} \\
& =\frac{I_{0} / 2-\Delta i_{12} / 2}{V_{\mathrm{o}} / L_{a 1}}+\pi \sqrt{L_{\mathrm{a} 1} C_{\mathrm{eq1}}}+\frac{I_{\mathrm{o}} / 2-\Delta i_{L_{1}} / 2}{\left(V_{\mathrm{in}}-V_{C 1}-V_{\mathrm{o}}\right) / L_{a 1}} \tag{26}
\end{align*}
$$

For switch $S_{\mathrm{a} 2}$ :

$$
\begin{align*}
& D_{\mathrm{a}} T_{\mathrm{s}}>\Delta T_{65}+\Delta T_{76}+\Delta T_{87}  \tag{27}\\
& =\frac{I_{\mathrm{o}} / 2-\Delta i_{\mathrm{L} 2} / 2}{V_{\mathrm{o}} / L_{\mathrm{a} 2}}+\pi \sqrt{L_{\mathrm{a} 2} C_{\mathrm{eq} 2}}+\frac{I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2}{\left(V_{C 1}-V_{\mathrm{o}}\right) / L_{a 2}}
\end{align*}
$$

Therefore, only the minimum times of the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ are greater than equations (26) and (27), and the ZCS switching can be achieved.
3) Zero Current Turn-off for the Output Diodes $D_{1}$ and $D_{2}$ : Due to the existence of ZVT of the auxiliary circuit in mode 1 , the turn-off slew rate of the current through the diodes $D_{1}$ and $D_{2}$ is limited by the auxiliary inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$. Thus, soft turn-off for the output diodes $D_{1}$ and $D_{2}$ can be achieved and the reverse recovery losses of the fast-recovery diodes $D_{1}$ and $D_{2}$ are reduced.

## C. Selection of the Resonant Inductors $L_{a 1}$ and $L_{a 2}$

The resonant inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$ control the turn-off $\mathrm{d} i / \mathrm{d} t$
slew rate of the output diodes $D_{1}$ and $D_{2}$, and the reverse-recovery-related switching losses for the diodes can be reduced by slowing the turn-off $\mathrm{d} i / \mathrm{d} t$ slew rate. Thus, the resonant inductor is larger, and the reverse-recovery-related switching losses are lower. However, with a larger value of the inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$, the resetting time of the resonant inductor becomes longer, and the conduction losses for the auxiliary switches are increased. Therefore, there exists a trade-off between the reverse-recovery-related switching losses for the diodes and the conduction losses for the auxiliary switches. Generally, the turn-off slew rate for the output diodes is keeping below $100 \mathrm{~A} / \mu$ s to nearly eliminate the reverse-recovery-related switching losses of the fast recovery diodes, and the resetting time of the auxiliary inductor is within four times the diode's specified reverse recovery time $t_{\mathrm{rr}}$. Thus, the selection condition of the resonant inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$ can be obtained as:

$$
\begin{align*}
& \left\{\begin{array}{l}
V_{\mathrm{o}} / L_{a 1} \leq 100 A / \mu s \\
\frac{I_{\mathrm{o}} / 2-\Delta i_{L 1} / 2}{\left(V_{\mathrm{in}}-V_{C 1}-V_{\mathrm{o}}\right) / L_{a 1}}<4 t_{\mathrm{rr}}
\end{array}\right.  \tag{28}\\
& \left\{\begin{array}{l}
V_{\mathrm{o}} / L_{a 2} \leq 100 A / \mu s \\
\frac{I_{\mathrm{o}} / 2-\Delta i_{L 2} / 2}{\left(V_{C 1}-V_{\mathrm{o}}\right) / L_{a 2}}<4 t_{\mathrm{rr}}
\end{array}\right. \tag{29}
\end{align*}
$$

## D. Stress Analysis and Selection of the Switches $S_{1}, S_{2}$ and

 $S_{a 1}, S_{a 2}$1) The Main Power Switches $S_{1}$ and $S_{2}$, and the Diodes $D_{1}$ and $D_{2}$ : Based on the above analysis, the voltage stress of the switch $S_{1}$ is equal to half of the input voltage, and the voltage stress of the switch $S_{2}$ is equal to the input voltage. The voltage stress of the output diodes $D_{1}$ and $D_{2}$ are clamped to half of the input voltage. Thus, the voltage stress can be expressed as:

$$
\begin{equation*}
V_{\mathrm{S} 1, \text { stress }}=0.5 V_{\mathrm{in}}, V_{\mathrm{S} 2, \text { stress }}=V_{\mathrm{in}} ; \quad V_{\mathrm{D} 1, \text { stress }}=V_{\mathrm{D} 2, \text { stress }}=0.5 V_{\text {in }} \tag{30}
\end{equation*}
$$

2) The Auxiliary Switches $S_{a 1}$ and $S_{a 2}$ : It can be seen from mode 4 and mode 9 that when the auxiliary switches $S_{a 1}$ and $S_{\mathrm{a} 2}$ are turned-off, and the voltage across the auxiliary switch $S_{\mathrm{a} 1}$ series diode $D_{\mathrm{a} 1}$ or the auxiliary switch $S_{\mathrm{a} 2}$ series diode $D_{\mathrm{a} 2}$ is equal to the difference of half of the input voltage and the output voltage. Moreover, the zero current turn-on and zero current switching for the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$ can be achieved. Thus, the switching turn-on losses and turn-off losses are very small and can be neglected. In the proposed converter, the conduction losses of the auxiliary switches should be carefully considered. In order to simplify the analysis, the quasi stepped square wave is assumed, as shown in fig. 4, for the auxiliary current. Thus, the average current stress and RMS current stress of the auxiliary circuit branch can be expressed as:

$$
\begin{equation*}
I_{\mathrm{avc}}=\frac{1}{T_{\mathrm{s}}}\left(\left(\Delta T_{1}+\Delta T_{3}\right) \cdot \frac{1}{2}\left(\frac{I_{\mathrm{o}}}{2}-\frac{\Delta i_{L 1,2}}{2}\right)+\left[\left(\frac{I_{\mathrm{o}}}{2}-\frac{\Delta i_{L 1,2}}{2}\right)+\frac{2 V_{\mathrm{o}}}{\pi Z_{\mathrm{r}}}\right] \cdot \Delta T_{2}\right) \tag{31}
\end{equation*}
$$

TABLE I
Losses Equations of the Proposed Converter Operated at the Steady State

|  | I. The proposed converter | II. Series Capacitor Buck converter | III. InterleaveD Buck converter |
| :---: | :---: | :---: | :---: |
| RMS current stress of the switches $S_{1}$ and $S_{2}$ | $\frac{I_{\mathrm{o}}}{2} \sqrt{D}$ | $\frac{I_{\mathrm{o}}}{2} \sqrt{D}$ | $\frac{I_{\mathrm{o}}}{2} \sqrt{\frac{D}{2}}$ |
| Conduction losses of the switches $S_{1}$ and $S_{2}$ | $\frac{I_{o}^{2}}{4} D \cdot\left(R_{\mathrm{ds}, o n\left(S_{1}\right)}+R_{\mathrm{ds}, o n\left(S_{2}\right)}\right)$ | $\frac{I_{o}^{2}}{4} D \cdot\left(R_{\mathrm{ds}, o n\left(S_{1}\right)}+R_{\mathrm{ds}, o n\left(S_{2}\right)}\right)$ | $\frac{I_{o}^{2}}{4} \frac{D}{2} \cdot\left(R_{\mathrm{ds}, o n\left(S_{1}\right)}+R_{\mathrm{ds}, o n\left(S_{2}\right)}\right)$ |
| Voltage stress of the switch $S_{1}$ | $\frac{V_{\mathrm{in}}}{2}$ | $\frac{V_{\mathrm{in}}}{2}$ | $V_{\text {in }}$ |
| Voltage stress of the switch $S_{2}$ | $V_{\text {in }}$ | $V$ in | $V_{\text {in }}$ |
| Peak current stress of the switches S1 and S2 | $\frac{I_{\mathrm{o}}}{2}+\frac{1}{2} \frac{0.5 V_{i n}-V_{\mathrm{o}}}{L} D T_{\mathrm{s}}$ | $\begin{gathered} \frac{I_{\mathrm{o}}}{2}+\frac{1}{2} \frac{0.5 V_{i n}-V_{\mathrm{o}}}{L} D T_{\mathrm{s}} \\ \frac{1}{2} V_{\left(S_{1}\right)} I_{\left(S_{1}\right)}\left(t_{o n}+t_{o f f}\right) f_{s} \end{gathered}$ | $\begin{gathered} \frac{I_{\mathrm{o}}}{2}+\frac{1}{4} \frac{V_{i n}-V_{\mathrm{o}}}{L} D T_{\mathrm{s}} \\ \frac{1}{2} V_{\left(S_{1}\right)} I_{\left(S_{1}\right)}\left(t_{o n}+t_{\text {off }}\right) f_{s} \end{gathered}$ |
| Switching losses of the switches $S_{1}$ and $S_{2}$ | $\frac{1}{2} V_{\left(S_{1}\right)} I_{\left(S_{1}\right)} t_{\text {off }} f_{s}+\frac{1}{2} V_{\left(S_{2}\right)} I_{\left(S_{2}\right)} t_{\text {off }} f_{s}$ | $\begin{aligned} & +\frac{1}{2} V_{\left(S_{2}\right)} I_{\left(S_{2}\right)}\left(t_{o n}+t_{o f f}\right) f_{s} \\ & +\sum_{i} \frac{1}{2} C_{s\left(S_{i}\right)} V_{\left(S_{i}\right)}^{2} f_{\mathrm{s}} \end{aligned}$ | $\begin{aligned} & +\frac{1}{2} V_{\left(S_{2}\right)} I_{\left(S_{2}\right)}\left(t_{o n}+t_{o f f}\right) f_{s} \\ & +\sum_{i} \frac{1}{2} C_{s\left(S_{i}\right)} V_{\left(S_{i}\right)}^{2} f_{\mathrm{s}} \end{aligned}$ |
| Average current stress of the output diode $D_{1}$ | $\frac{I_{\mathrm{o}}}{2}$ | $\frac{I_{\mathrm{o}}}{2}$ | $\frac{I_{\mathrm{o}}}{2}\left(1-\frac{D}{2}\right)$ |
| Average current stress of the output diode $D_{2}$ | $\frac{I_{\mathrm{o}}}{2}(1-D)$ | $\frac{I_{\mathrm{o}}}{2}(1-D)$ | $\frac{I_{\text {o }}}{2}\left(1-\frac{D}{2}\right)$ |
| Reverse-recovery switching losses for the diodes D1 and D2 | $\sum_{i} V_{F} I_{\operatorname{ave}(D i)}$ | $\sum_{i} V_{F} I_{\text {ave }(D i)}+\sum_{i} \frac{1}{2} V_{\left(D_{i}\right)} I_{\left(D_{i}\right)} t_{r r} f_{s}$ | $\sum_{i} V_{F} I_{\text {ave }(D i)}+\sum_{i} \frac{1}{2} V_{\left(D_{i}\right)} I_{\left(D_{i}\right)} t_{r r} f_{s}$ |
| Conduction losses of the auxiliary switches and diodes | $\sum_{i} V_{F} I_{\text {ave(Dai) }}+\sum_{i} R_{\left.\text {ds,on(S } S_{a i}\right)} i_{r m s\left(S_{a i}\right)}^{2}$ | -------- | ------- |



Fig. 4. Equivalent waveform of the auxiliary inductor current $i_{\text {Lal }}$ or $i_{\mathrm{L} a 2}$.
$I_{\mathrm{ms}}=\sqrt{\frac{1}{T_{\mathrm{s}}} \int i_{L a}^{2} \mathrm{~d} t}$
$=\sqrt{\frac{1}{T_{\mathrm{s}}}\left(\left(\Delta T_{1}+\Delta T_{3}\right) \cdot \frac{1}{4}\left(\frac{I_{\mathrm{o}}}{2}-\frac{\Delta i_{L 1,2}}{2}\right)^{2}+\left[\left(\frac{I_{\mathrm{o}}}{2}-\frac{\Delta i_{L 1,2}}{2}\right)+\frac{2 V_{\mathrm{o}}}{\pi Z_{\mathrm{r}}}\right]^{2} \cdot \Delta T_{2}\right)}$
Where the time intervals $\Delta T_{1}, \Delta T_{2}$ and $\Delta T_{3}$ are the intervals of the auxiliary current charging time, resonant time and discharging time, respectively. $\Delta i_{\mathrm{L} 1,2}$ is the peak-peak ripple of the current $i_{\mathrm{L} 1}$ or $i_{\mathrm{L} 2} . I_{\mathrm{o}}$ is the output load current.

## IV. LOSS ANALYSIS

In order to evaluate the performance of the proposed converter, a loss breakdown of the ZVT series capacitor interleaved buck converter should be given. Based on the above analysis, through appropriate selection of the parameters
of the proposed converter, the zero voltage switching of the main switches and the zero current switching of the auxiliary switches, the reverse-recovery switching losses of the main diodes can be eliminated over wide load and input voltage ranges. Therefore, when compared with the traditional series capacitor buck converter, the efficiency of the proposed converter has an advantage since the additional conduction losses caused by the auxiliary circuit are less than the reduced switching losses. Thus, the loss factors of the proposed converter considered in the analysis are as follows. 1) The conduction losses and turn-off loss of the main switches S1 and S2. 2) The conduction losses of the main diodes D1 and D2. 3) The conduction losses of the auxiliary switches and diodes.Firstly, the turn-on switching losses and capacitive discharging losses of the power switches are eliminated. Thus, only the conduction losses and turn-off losses of the main switches are considered in the loss analysis. For the switches $S_{1}$ and $S_{2}$, the related losses can be expressed as:

$$
\begin{align*}
P_{s w\left(S_{\mathrm{i}}\right)}= & \sum_{i} R_{\mathrm{ds}, o n\left(S_{i}\right)} i_{r m s\left(S_{i}\right)}^{2}+\sum_{i} \frac{1}{2} V_{\left(S_{i}\right)} I_{\left(S_{i}\right)} t_{o f f} f_{s} \\
= & R_{\mathrm{ds}, o n\left(S_{1}\right)} i_{r m s\left(S_{1}\right)}^{2}+R_{\mathrm{ds}, o n\left(S_{2}\right)} i_{r m s\left(S_{2}\right)}^{2}  \tag{33}\\
& \quad+\frac{1}{2} V_{\left(S_{1}\right)} I_{\left(S_{1}\right)} t_{o f f} f_{s}+\frac{1}{2} V_{\left(S_{2}\right)} I_{\left(S_{2}\right)} t_{o f f} f_{s}
\end{align*}
$$

Next, due to the limited turned-off rate of the output diodes, the reverse-recovery switching losses are neglected in the
proposed converter. Thus, only the conduction losses are considered. For the output diodes $D_{1}$ and $D_{2}$, the related losses can be obtained as:

$$
\begin{equation*}
P_{s w\left(\mathrm{~S}_{\mathrm{i}}\right)}=\sum_{i} V_{F} I_{\left(D_{i}\right)}=V_{F} I_{(D 1)}+V_{F} I_{(D 2)} \tag{34}
\end{equation*}
$$

Finally, considering the losses caused by the auxiliary circuit, and due to the zero current turn-on and zero current switching turn-off for the auxiliary switches $S_{\mathrm{a} 1}$ and $S_{\mathrm{a} 2}$, the switching related losses can be neglected. Therefore, for the auxiliary circuit, the conduction losses can be expressed as:

$$
\begin{align*}
& P_{s w\left(S_{\mathrm{a} i}, D_{a i}\right)}=\sum_{i} R_{\mathrm{ds}, o n\left(S_{a i}\right)} i_{r m s\left(S_{a i}\right)}^{2}+\sum_{i} V_{F} I_{\left(D_{a i}\right)}  \tag{35}\\
& =R_{\mathrm{ds}, o n\left(S_{a 1}\right)} i_{r m s\left(S_{a 1}\right)}^{2}+R_{\mathrm{ds}, o n\left(S_{a 2}\right)} i_{r m s\left(S_{a 2}\right)}^{2}+V_{F} I_{(D a 1)}+V_{F} I_{(D a 2)}
\end{align*}
$$

A comparison losses analysis of the proposed converter, the traditional series capacitor buck converter and the traditional interleaved buck converter are shown in Table I. It can be seen from this table that the conduction losses of the switches $S_{l}$ and $S_{2}$ are the same for the three converters due to half of duty cycles with the same output voltage. Moreover, the switching losses of the main switch and capacitive losses are eliminated in the proposed converter when compare with the series capacitor converter and the interleave buck converter. The reverse recovery switching losses for the output diodes can be eliminated in the proposed converter. However, the conduction losses of the auxiliary circuit are added and zero current switching for auxiliary switch is achieved. Thus, the condition where the additional conduction losses are smaller than the reduced switching losses of the main switch and the reverse recovery switching losses for the output diodes is guaranteed, and the efficiency of the proposed converter can be improved.

## V. EXPERIMENTAL RESULTS

## A. Design Example

In order to verify theoretical analysis of the proposed converter, an experimental prototype of the ZVT series capacitor buck converter was established in the laboratory. The specifications of the converter are given as follows: 1) input voltage $V_{\text {in }}=100 \mathrm{~V}$; 2) output voltage $V_{o}=10 \mathrm{~V}$; 3) switching frequency $f_{\mathrm{s}}=100 \mathrm{kHz}$. Thus, the duty cycle of the main switches $S_{1}$ and $S_{2}$ can be calculated as $D=0.24$. According to the stress analysis in the above section, the IPB020N10N5 is selected for the main power switch $S_{l}$, and the switches $S_{a l}$ and $S_{a 2}$. The IPB110N20N3 is selected as the main power switch $S_{l}$, and the output diodes $D_{1}, D_{2}, D_{a 1}$ and $D_{\mathrm{a} 2}$ are MBR40250T ( $\left.V_{\mathrm{F}}=0.86 \mathrm{~V}, T_{\mathrm{rr}}=35 \mathrm{~ns}, C_{\mathrm{T}}=500 \mathrm{pF}\right)$. Based on the previous analysis, the auxiliary inductor should have a trade-off between additional conduction losses and duty cycle laminations of the auxiliary switch. Therefore, auxiliary inductors $L_{\mathrm{a} 1}=L_{\mathrm{a} 2}=2.2 \mu \mathrm{H}$ are selected in this paper. In order to achieve zero voltage turned-on for the main switches $S_{l}$ and

TABLE II
Parameters of the Proposed Converter

| Specifications | Main parameters |
| :--- | :--- |
| The Switch $\left(S_{l}, S_{a 1 / 2}\right)$ | IPB020N10N5 $(100 \mathrm{~V})$ |
| The Switch $\mathrm{S}_{2}$ | IPB110N20N3 $(200 \mathrm{~V})$ |
| Diodes $\left(D_{1}, D_{2}, D_{\mathrm{a} 1}, D_{\mathrm{a} 2}\right)$ | MBR40250T |
| Main inductor $L_{1}, L_{2}$ | $100 \mu \mathrm{H}$ |
| Auxiliary inductor $L_{\mathrm{a} 1}, L_{\mathrm{a} 2}$ | $2.2 \mu \mathrm{H}$ |
| Capacitor $C_{1}$ | $2.2 \mu \mathrm{~F}$ |
| Output Capacitor $C_{\mathrm{o}}$ | $330 \mu \mathrm{~F}$ |

$S_{2}$, the duty cycle of the auxiliary switch can satisfy equations (24) and (25). Thus, the turn-on time for the auxiliary switch should be larger than $0.4 \mu \mathrm{~s}$. Furthermore, in order to achieve zero current turn-off for the auxiliary switches $S_{a l}$ and $S_{a 2}$, based on the equations (27) and (28), the duty cycle $D_{\mathrm{a}}$ should be larger than 0.48 . The selected parameter of the passive components and semiconductors are shown in Table II.

## B. Waveforms

Fig. 5 shows gate pulse waveforms for the main switch and auxiliary switch. Key waveforms of the proposed converter are given in Fig. 6. It can be seen from Fig. 6 that the voltage stresses of the switch $S_{1}$ and the diodes $D_{1}$ and $D_{2}$ are equal to half of the input voltage $V_{\mathrm{in}}$. It can also be seen that the voltage of the switch $S_{2}$ is a trapezoidal-type waveform. Thus, it corresponds to the theoretical analysis. In addition, the turned-off loss can be reduced, and the switching losses are reduced. Moreover, the voltage across the intermediate capacitor is equal to half of the input voltage. Thus, auto current sharing can be guaranteed. The operating time of the auxiliary circuit is very low and the current through the auxiliary circuit has no effect on the main power switches. Voltage and current waveforms of the main switch in the proposed converter are shown in Fig. 7. It can be seen from the full load and half load waveforms in Fig. 7(a) and (b) and (c) and (d), that the ZVS for the switches $S_{1}$ and $S_{2}$ is achieved and switching losses are reduced due to the low turn-off di/dt.

Fig. 8 shows voltage waveforms of the auxiliary switches $\mathrm{S}_{\mathrm{a} 1} / \mathrm{S}_{\mathrm{a} 2}$ and current waveforms of the auxiliary inductor $\mathrm{L}_{\mathrm{a} 1} / \mathrm{L}_{\mathrm{a} 2}$. It can be seen from Fig. 8 that the zero current and zero voltage of $\mathrm{S}_{\mathrm{a} 1} / \mathrm{S}_{\mathrm{a} 2}$ can be achieved at full load and $50 \%$ load. In the experiment results, the auxiliary switch $\mathrm{Sa}_{\mathrm{a} 1} / \mathrm{S}_{\mathrm{a} 2}$ and diode $\mathrm{D}_{\mathrm{a} 1} / \mathrm{D}_{\mathrm{a} 2}$ share the voltage stress of $\mathrm{V}_{\mathrm{in}} / 2$. Thus, the voltage stress across the switches $\mathrm{S}_{\mathrm{a} 1} / \mathrm{S}_{\mathrm{a} 2}$ is about $\mathrm{V}_{\mathrm{in}} / 4$. The zero current turn-on and zero voltage turn-on of the switches $\mathrm{S}_{\mathrm{a} 1} / \mathrm{S}_{\mathrm{a} 2}$ is obtained since the current through the auxiliary inductor commutes with the output diode. In addition, when the current through the diode is decreased to zero, the current $i_{\mathrm{La} 1} / i_{\mathrm{La} 2}$ increased. Therefore, the added switching losses on


Fig. 5. Gate pulse waveforms for the main switch and auxiliary switch. (a) Gate pulse of the switches $S_{1}$ and $S_{2}$. (b) Gate pulse of the switches $S_{\mathrm{a} 1}$ and $S_{1}$.


Fig. 6. Key waveforms of the proposed converter. (a) Voltage across the main switches $S_{1} \& S_{2}$ and the diodes $D_{1} \& D_{2}$. (b) Voltage $V_{\mathrm{C} 1}$ of the intermediate energy storage capacitance and output voltage $V_{\mathrm{o}}$. (c) Current through the auxiliary inductor $L_{\mathrm{a} 1}$.


Fig. 7. ZVS waveforms of the main switch $S_{1}$ and the switch $S_{2}$. (a) At full load. (b) At full load. (c) At $50 \%$ load. (d) At $50 \%$ load.
the auxiliary switches are very low and can be ignored. Moreover, the additional conduction losses caused by the auxiliary circuit are less than the reduced switching losses due to the low RMS of the auxiliary current. Thus, the performance of the proposed converter can be improved.

## C. Efficiency

Fig. 9 shows the efficiency measured under different load conditions when the input voltage is 100 V . As can be seen in this figure, the proposed converter has improved efficiency


Fig. 8. Voltage waveforms of the switch $S_{\mathrm{a} 1} / S_{\mathrm{a} 2}$. (a) At full load. (b) At full load. (c) At 50\% load. (d) At $50 \%$ load.


Fig. 9. Efficiency comparison of the proposed converter.
when compared with the traditional series buck converter. It is also indicated that the additional conduction losses of the proposed converter are less than the reduced switching loess of the main switches and reverse recovery loss of the diodes. This occurs in the proposed converter because the ZCS-ZVS PWM circuit cell is utilized, zero voltage transition of the main power switches are achieved and zero current switching of the auxiliary switches are obtained in a wide operating range. Moreover, the additional conduction losses caused by the auxiliary circuit are very small due to the small operating time of the auxiliary circuit. Furthermore, the proposed technique does not increase the voltage stress or current stress of the main switches and diodes, as can be seen in the experimental waveforms. Thus, the proposed converter has better performance when compared with the traditional series capacitor buck converter.

## VI. TOPOLOGY VARIATIONS OF THE PROPOSED CONVERTER

In the above analysis, the zero voltage transition series capacitor interleaved buck converter prevails over the traditional series buck converter and the interleaved buck converter.


Fig. 10. Topology variations of the proposed converter.

However, two additional auxiliary switches, two diodes, and auxiliary inductors are used to obtain this character. As a result, the cost and complexity of the proposed converter are increased. In order to simplify the proposed converter topology, two topology variations of the proposed converter are shown in Fig. 10. In the ZVT auxiliary circuit for the proposed converter, the branch of the auxiliary series diode and inductor is commonly used, and the derived topology is shown in Fig. 10(a). In this figure, the gate pulse waveforms of the main switch and the auxiliary switch are the same as the previously analyzed converter in this paper. Thus, one auxiliary inductor and diode are eliminated.

In Fig. 10(b), only one auxiliary switch is utilized. Thus, the gate pulse waveform for the switch $S_{\mathrm{a}}$ should be conducted twice in one switching period.

## VII. CONCLUSION

This paper presented a zero voltage transition (ZVT) series capacitor interleaved buck converter. The operational principle and a relevant analysis of the proposed converter are developed. In addition, the DC voltage gain ratio, the soft switching condition and a design guideline of the critical parameters are given in this paper. Furthermore, a loss analysis of the proposed converter is described. Experimental results show that zero voltage transition of the main power switches are achieved and that the reverse recovery losses of the output diodes are reduced without increasing the voltage stress or current stress of the main switches and diodes. The additional conduction losses caused by the auxiliary circuit are very small due to the small operating time of the auxiliary circuit. Based on these merits, the proposed zero voltage transition (ZVT) series capacitor interleaved buck converter with high step-down power-conversion can be used in the power sources for microprocessors, automotive applications, LED drivers, solar-power regulators and so on.

## ACKNOWLEDGMENT

This work was supported by the National Natural Science Foundation of China under grant no.51607027, and the Scientific and Technical Supporting Programs of Sichuan Province under Grant (2016GZ0395, 2017GZ0395 and 2017GZ 0394). Project Supported by Sichuan Provincial Department of Science and Technology (2016JY0161).

## REFERENCES

[1] S. H. Lee, H. Choe, and B. Kang, "Quasi-resonant passive snubber for improving power conversion efficiency of DCDC step-down converter," IEEE Trans. Power Electron., Vol. 33, No. 3, pp. 2026-2034, Mar. 2018
[2] J. Y. Lee, S. R. Lee, C. Y. Won, J. H. Yi, and B. H. Cho, "ZVT interleaved synchronous buck converter with passive soft-switching cell," Future Energy Electronics Conference and ECCE Asia (IFEEC 2017-ECCE Asia), pp. 1308-1313, Jun. 2017.
[3] G. Cao, A. Ansari, and H. J. Kim. "An interleaved buck converter with reduced reverse-recovery problems," IEEE International Conference on Industrial Technology (ICIT), pp. 312-317, Feb. 2014.
[4] H.-L. Do, "Zero-voltage-switching synchronous buck converter with a coupled inductor," IEEE Trans. Ind. Electron., Vol.58, No.8, pp. 3440-3447, Aug. 2011.
[5] X. Wei, C. Luo, H. Nan, and Y. H Wang, "A simple structure of zero-voltage switching (ZVS) and zero-current switching (ZCS) buck converter with coupled inductor," $J$. Power Electron., Vol. 15, No. 6, pp. 1480-1488, Nov. 2015.
[6] C. S. Moo, Y. J. Chen, H. L. Cheng, and Y. C. Hsieh, "Twinbuck converter with zero-voltage transition," IEEE Trans. Ind. Electron., Vol. 58, No. 6, pp. 2366-2371, Jun. 2011.
[7] S. S. Lee, "Step-down converter with efficient ZVS operation with load variation," IEEE Trans. Ind. Electron., Vol. 61, No. 1, pp. 591-597, Jan. 2014.
[8] W. Lee, D. Han, C. T. Morris, and B. Sarlioglu, "HighFrequency GaN HEMTs based point-of-load synchronous buck converter with zero-voltage switching," J. Power Electron., Vol. 17, No. 3, pp. 601-609, May 2017.
[9] J.-H. Park and B.-H. Cho, "Nonisolation soft-switching buck with trapped-inductor for wide-input extreme stepdown applications," IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 54, No. 8, pp. 1809-1818, Aug. 2007.
[10] C. T. Pan, C. F. Chuang, and C. C. Chu, "A novel transformerless interleaved high step-down conversion ratio dc-dc converter with low switch voltage stress," IEEE Trans. Ind. Electron., Vol. 61, No. 10, pp. 5290-5299. Oct. 2014.
[11] M. Esteki, B. Poorali, E. Adib, and H. Farzanehfard, "Interleaved buck converter with continuous input current, extremely low output current ripple, low switching losses, and improved step-down conversion ratio," IEEE Trans. Ind. Electron., Vol. 62, No. 8, pp. 4769-4776, Aug. 2015.
[12] C. T. Tsai and W. M. Chen, "Buck converter with soft-switching cells for PV panel applications," Energies, Vol. 9, No. 3, 148, pp. 1-16, Mar. 2016.
[13] C. T. Tsai and C. L. Shen. "A high step-down interleaved buck converter with active-clamp circuits for wind
turbines," Energies, Vol. 5, No. 12, pp. 5150-5170, Dec. 2012.
[14] G. Hua, C. S. Leu, Y. Jiang, and F. C. Lee, "Novel zero-voltage-transition PWM converters," IEEE Trans. Power Electron., Vol. 9, No. 2, pp. 213-219, Mar. 1994.
[15] M. Esteki, E. Adib, H. Farzanehfard, and S. A. Arshadi, "Auxiliary circuit for zero-voltage-transition interleaved pulse-width modulation buck converter," IET Power Electron., Vol. 9, No. 3, pp. 568-575, Mar. 2016.
[16] S. Urgun, "Zero-voltage transition-zero-current transition pulsewidth modulation DC-DC buck converter with zerovoltage switching-zero-current switching auxiliary circuit," IET Power Electron., Vol. 5, No. 5, pp. 627-634, May 2012.
[17] A. K. Panda, S. K. Sarode, and T. Ramesh, "Zero voltage transition-zero current transition pulse-width modulated multiphase synchronous buck converter with an active auxiliary circuit for portable applications," IET Power Electron., Vol. 9, No. 4, pp. 631-638, Mar. 2016.
[18] M. Esteki, E. Adib, H. Farzanehfard, and S. A. Arshadi. "Auxiliary circuit for zero-voltage-transition interleaved pulse-width modulation buck converter," IET Power Electron., Vol. 9, No. 3, pp. 568-575, Mar. 2016.
[19] C. Nan and R. Ayyanar, "A high frequency zero-voltagetransition (ZVT) synchronous buck converter for automotive applications," Energy Conversion Congress and Exposition (ECCE), pp. 1-6. 2016.
[20] M. Ilic and D. Maksimovic, "Interleaved zero current transition buck converter," IEEE Trans. Ind. Appl., Vol. 43, No. 6, pp. 1619-1627, Nov. 2007.
[21] M. Esteki, B. Poorali, E. Adib, H Farzanehfard, "High step-down interleaved buck converter with low voltage stress," IET Power Electron., Vol. 8, No. 12, pp. 2352-2360, Dec. 2015.
[22] K. I. Hwu, W. Z. Jiang, and P. Y. Wu, "An expandable four-phase interleaved high step-down converter with low switch voltage stress and automatic uniform current sharing," IEEE Trans. Ind. Electron., Vol. 63, No. 10, pp. 6064-6072. Oct. 2016.
[23] K. I. Hwu, W. Z. Jiang, and P. Y. Wu, "An expandable two-phase interleaved ultrahigh step-down converter with automatic current balance," IEEE Trans. Power Electron., Vol. 26, No. 12, pp. 9223-9237. Dec. 2017.
[24] I. O. Lee, S. Y. Cho, and G. W. Moon, "Interleaved buck converter having low switching losses and improved step-down conversion ratio," IEEE Trans. Power Electron., Vol. 27, No. 8, pp. 3664-3675. Aug. 2012.
[25] F. Marvi, E. Adib, and H. Farzanehfard, "Efficient ZVS synchronous buck converter with extended duty cycle and low-current ripple," IEEE Trans. Ind. Electron., Vol. 63, No. 9, pp. 5403-5409, Sep. 2016.
[26] O. Kirshenboim and M. M. Peretz, "High-efficiency nonisolated converter with very high step-down conversion ratio," IEEE Trans. Power Electron., Vol. 32, No. 5, pp. 3683-3690, May 2017.
[27] L. dos Reis Barbosa, J. B. Vieira L. C. de Freitas, M. da Silva Vilela, and V. J. Farias, "A buck quadratic PWM soft-switching converter using a single active switch," IEEE Trans. Power Electron., Vol. 14, No. 3, pp. 445-453, May 1999.
[28] V. M. Pacheco, A. J. Do Nascimento, V. J. Farias, J. Batista

Vieira, and L. C. de Freitas, "A quadratic buck converter with lossless commutation," IEEE Trans. Ind. Electron., Vol. 47, No. 2, pp. 264-272. Apr. 2000.
[29] M. Ilic, B. Hesterman, and D. Maksimovic, "Interleaved zero current transition three-level buck converter," Applied Power Electronics Conference and Exposition (APEC), pp. 72-78, 2006.
[30] M. Veerachary, "Steady-state analysis of zero-voltage transition large step-down buck converter," Power Electronics and Applications (EPE'14-ECCE Europe), pp. 1-6, 2014.
[31] V. J. Farias, L. Carlos, and L. C. De Freitas, "A novel family of DC-DC PWM converters using the self-resonance principle," Power Electronics Specialists Conference (PESC), pp. 1385-1391, 1994.
[32] L. C. de Freitas and P. R. C. Comes, "A high-power highfrequency ZCS-ZVS-PWM buck converter using a feedback resonant circuit," IEEE Trans. Power Electron., Vol. 10, No. 1, pp. 19-24, Jan. 1995.


Zhangyong Chen was born in Sichuan Provence, China, in 1988. He received his B.S. degree in Electrical Engineering and its Automation, and his Ph.D. degree in Electrical Engineering from Southwest Jiaotong University (SWJTU), Chengdu, China, in 2010 and 2015, respectively. From September 2014 to September 2015, he was a Visiting Student in the Future Energy Electronics Center (FEEC), Virginia Tech, Blacksburg, VA, USA. In January 2016, began working as a Lecturer in the School of Energy Science and Engineering, and since August 2018, he has been an Associate Professor in the School of Automation Engineering, University of Electronic Science and Technology of China (UESTC), Chengdu, China. His current research interests include switching-mode power supplies, soft switching techniques, power factor correction converters and renewable energy sources.


Yong Chen (SM'16, M'08) was born in Sichuan Province, China, in 1977. Since 2015, he has been a Professor and a Ph.D. Supervisor in the School of Energy Science and Engineering, and a Professor in the School of Automation Engineering, University of Electronic Science and Technology of China (UESTC), Chengdu, China. He also served as the Director of the Institute for Electric Vehicle Driving System and Safety Technology, UESTC. He was a Visiting Scholar in the School of Mechanical Engineering, University of Adelaide, Adelaide, SA, Australia. Since January 2018, he has been presiding over a National Natural Science Foundation of China project and over Scientific and Technical Supporting Programs in Sichuan Province. He has published over 50 technical papers in journals and conference proceedings. In addition, he has 15 Chinese patents. His current research interests include power electronics, motor control, energy control and network control. He is a Senior Member of the IEEE, and a Member of the Chinese Society for Electrical Engineering (CSEE).


Wei Jiang was born in Sichuan Province, China, in 1993. He received his B.S. degree in Electrical Engineering from the School of Electrical Engineering and Electronic Information, Xihua University, Chengdu, China, in 2017. He is presently working towards his M.S. degree in Control Engineering in the School of Automation Engineering, University of Electronic Science and Technology of China (UESTC), Chengdu, China. His current research interests include switching-mode power supplies and soft switching techniques.


Tiesheng Yan was born in Shanxi, China, in 1981. He received his B.S. degree in Mechatronic Engineering from Lanzhou Railway University, Lanzhou, China, in 2002; and his M.S. and Ph.D. degrees in Power Electronics and Electrical Transmission from Southwest Jiaotong University, Chengdu, China, in 2005 and 2015, respectively. He was an Analog Application Manager at O2Micro China from May 2005 to May 2015. Since July 2015, he has been working as an Associate Professor at Xihua University, Chengdu, China. His current research interests including switching-mode power supplies, power factor correction converters and renewable energy sources.


[^0]:    Manuscript received Nov. 15, 2018; accepted Mar. 12, 2019
    Recommended for publication by Associate Editor Byoung-Hee Lee.
    ${ }^{\dagger}$ Corresponding Author: zhang_yong_ch@126.com
    Tel: +86-028-66360662, Univ. Electronic Sci. \& Tech. China (UESTC)
    *Sch. Autom. Eng., Inst. Electr. Vehicle Driving Syst. Safety Technol., Univ. Electron. Sci. Technol. China, China
    ${ }^{* *}$ Sch. Electr. Eng. Electron. Inform., Xihua Univ., China

