JPE 15-2-21

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

Nho-Van Nguyen[†], Tam-Khanh Tu Nguyen^{*}, and Hong-Hee Lee^{**}

^{†*}Dept. of Electrical and Electronics Eng., Ho Chi Minh City University of Technology, Ho Chi Minh City, Vietnam ^{**}School of Electrical Engineering, University of Ulsan, Ulsan, Korea

Abstract

This paper presents a novel switching voltage model and an offset-based pulse width modulation (PWM) scheme for multilevel inverters with unbalanced DC sources. The switching voltage model under a DC voltage imbalance will be formulated in general form for multilevel neutral-point-clamped topologies. Analysis of the reference switching voltages from active and non-active switching voltage components in *abc* coordinates can enable voltage implementation for an unbalanced DC-source condition. Offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage-source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, and the other offset restricts its effect on the quality of PWM control in related DC levels. The PWM quality can be improved as the switching loss is reduced in a discontinuous PWM mode by setting the local offset, which is related to the load currents. The validity of the proposed algorithm is verified by experimental results.

Key words: Decoupling offset, Multilevel inverter, PWM technique, Switching voltage, Unbalanced DC sources

I. INTRODUCTION

Multilevel inverters play an important role in current high-performance applications. Two topologies have become popular in practice, namely, multilevel neutral-point-clamped (NPC) inverter and multilevel cascaded inverter, as shown in Fig. 1. Well-known pulse width modulation (PWM) methods include carrier-based PWM (CPWM) and space vector PWM (SVPWM) techniques [1]-[8].

In the SVPWM method, the switching states in the switching sequences are selected after determining the three pivot vectors in the space vector diagram. The control process of the SVPWM is relatively complicated in a multilevel inverter [14], [15]. When the inverter level is high, the two main disadvantages of this PWM method are burden calculation and

[†]Corresponding Author: nvnho@hcmut.edu.vn

lookup table, both of which require large memory storage.

CPWM techniques are commonly used in practical applications because of their simple implementation. Algorithms of a SVPWM scheme with the nearest three voltage vectors can be completely realized by a corresponding CPWM method.

The offset feature in a two-level inverter has been extensively investigated in previous studies [9]-[11]. In multilevel inverters, a CPWM method can offer flexible control of vector redundancies through proper offset regulation [4], [20].

Offset voltage significantly affects converter performance. Offset adjustments can generate different PWM modes [1], [3], [26]-[31]. Proper selection of offset voltage can reduce switching amount and the harmonic distortion factor in different PWM techniques [4], [24], and its regulation with load currents may minimize switching losses [25]. Therefore, offset voltage is practically indispensable and is an important variable in the control model of a multilevel voltage-source inverter.

Offset control is also available in space vector modulation

Manuscript received Jun. 6, 2014; accepted Oct. 18, 2014

Recommended for publication by Associate Editor Lixiang Wei.

Tel: +84908337518, Fax: +84-8-38645796, University of Technology *Dept. of Electronic Eng., Ho Chi Minh City University of Tech., Vietnam

^{**}School of Electrical Engineering, University of Ulsan, Ulsan, Korea

by redistributing the switching time duties of two redundant states [10]-[13]. However, in multilevel inverters, an algorithm based on the SVPWM method may generally be difficult to apply if the offset is used as a variable to control DC and neutral currents, and thus to balance DC voltages and reduce the effect of common mode voltages (CMVs) on electrical drives [16]-[18].

The unbalanced conditions of DC-link voltages that are fed to an inverter have a negative effect on the output quality. The imbalance, which is represented by the ripple on the DC link, causes distorted output waveforms with low-frequency harmonics. This phenomenon can lead to degradation in the load performance [38]. Solutions to cope with this problem can be found in [19], [23], [35]-[39]. The works in [35]-[37] focused on a two-level inverter and other classic topologies. In [38], a feed-forward SVPWM method was proposed to obtain balanced output voltages in a three-level NPC inverter. Other than the limitation represented by the complication of the control process in this method, the flexibility of the offset voltage has not been fully explored.

In [19], a simple carrier-based method with DC-link ripple feed-forward compensation in a multilevel inverter was introduced. The idea of this work was to modify the carriers according to the DC-link fluctuation. However, given that a sinusoidal reference was assumed and the offset voltage was constant, the maximum modulation index could not be greater than 0.866, which corresponded to the maximum modulation index of the conventional sine PWM method in a balanced condition.

In [23] and [39], a modified SVPWM method was applied to multilevel converters to solve the problem of unbalanced DC conditions. Under balanced and unbalanced conditions, the methods analyzed the control voltage in 3D coordinates and offered a simpler control process than the 2D-SVM in [38]. Nevertheless, the characteristics of the offset were not analyzed. In addition, given that no harmonic injection was considered, the modulation index limitation of 0.866 was unavoidable, as in [19].

The present study proposes a new CPWM technique for multilevel diode-clamped inverters under balanced and unbalanced conditions. The proposed algorithm is applicable to NPC inverters with arbitrary numbers of levels. With the actual conditions of the DC links considered, a novel approach to modeling switching voltages and an offset-based PWM scheme using *abc* coordinates are systematically analyzed. The switching voltages characterize the control characteristics of multilevel inverters, while the offset-based PWM quality control improves the output quality following some particular demands. In the proposed PWM scheme, the global offset component enables control of the draft CMV, and the local offset component sets the PWM modes. A current-based discontinuous PWM (DPWM) method that utilizes these two offset components to reduce switching loss is also proposed.



Fig. 1. Multilevel inverter circuits. (a) Five-level diode-clamped inverter. (b) Five-level cascaded inverter.

The modulation index control has been improved as compared with those in [19], [23], [39]. Therefore, the attainable maximum linear range of the output voltage control (under unbalanced input conditions) is always achieved.

The validity of the proposed feed-forward PWM method will be demonstrated through simulation and experimental results.

II. SWITCHING VOLTAGE FORMULATION FOR MULTILEVEL INVERTERS UNDER INPUT VOLTAGE IMBALANCE

A. Modeling of the Switching Voltage for a Multilevel NPC Inverter

In the five-level NPC topology in Fig. 1(a), the DC-link-fed inverter voltages are assumed to have the values V_1 , V_2 , V_3 , and V_4 . With a selected neutral point "O" and the designated switches in the X-phase (X = A,B,C) represented as SW_{IX} , SW_{2X} , SW_{3X} , and SW_{4X} , respectively, as in Fig. 1(a), the pole (leg) voltage V_{XO} can be determined as

$$V_{XO} = s_{1X}V_1 + s_{2X}V_2 + s_{3X}V_3 + s_{4X}V_4 - V_3 - V_4, \qquad (1)$$

where s_{1x} , s_{2x} , s_{3x} , and s_{4x} represent the switching states of SW_{IX} ,



Fig. 2. (a) Relation between A-phase switching voltage and pole voltage. (b) A-phase switching voltage for non-active switches $s_{1A} = 0$, $s_{3A} = 1$, $s_{4A} = 1$ and active switch s_{2A} . (c) Average voltage model of the A-phase switching voltage.

 SW_{2X} , SW_{3X} , and SW_{4X} , respectively; s_{1A} is "1" if SW_{IA} is ON; otherwise, its value is "0."

We define the *X*-phase switching voltage, V_{SX} , (X = A,B,C), which is controlled by switches, as follows:

$$V_{SX} = \sum_{j=1}^{n-1} V_{SXj} = \sum_{j=1}^{n-1} s_{jX} V_j.$$
(2)

The switching voltage presents a switching-controlled voltage source to supply the load. Eq. (2) shows that the switching voltage consists of (n-1) switching voltage components. j^{th} switching voltage component is defined as a product of j^{th} switching state and its corresponding DC voltage cell, that is,

$$V_{SXi} = S_{iX}V_i. aga{3}$$

The constraint between switch states for the five-level NPC inverter shown in Fig. 1(a) is simply expressed as

$$0 \le s_{1x} \le s_{2x} \le s_{3x} \le s_{4x} \le 1.$$
(4)

During a sampling period for an X-phase inverter leg, X = A,B,C, only one switch exists, called the active switch s_x ; this switch is actively turned on and off. The states of the remaining (n - 2) switches, called the non-active switches, are unchanged ($s_{jx} = 1$ or $s_{jx} = 0$). Each non-active switch provides full voltage $V_{sxj} = V_j$ for $s_{jx} = 1$ and zero voltage $V_{sxj} = 0$ for $s_{jx} = 0$. Among (n - 2) non-active switches, L switches are supposed to hold the ON state, and (n - 2 - L) switches hold the OFF state. We define V_{Lx} as the component of the non-active switching voltage provided by the non-active switches. For an active switch s_x , if ξ_x is defined as its average value in a sampling period and V_{DX} as its corresponding DC-link-fed inverter voltage, the instantaneous and average values of the switching voltages can be expressed in terms of two components, namely, non-active switching voltage and active switching voltage. These components are expressed as follows:

$$V_{SX} = V_{LX} + S_X V_{DX} , \qquad (5)$$

$$\overline{V}_{SX} = V_{LX} + \xi_X V_{DX} = V_{LX} + e_X .$$
 (6)

The relation among average switching voltage V_{sx} , non-active switching voltage V_{Lx} , and DC voltage linked to active switch V_{Dx} can be described as follows:

$$V_{LX} \le \overline{V}_{SX} \le V_{LX} + V_{DX} . \tag{7}$$

The instantaneous switching voltage model for a single leg relative to the pole voltage is presented in Fig. 2(a). Fig. 3(b) provides an example of the A-phase switching voltage model in Fig. 2(a) for the case in which switch s_{2A} is active and has a corresponding DC-link-fed inverter voltage V_2 , and the other non-active switches s_{1A} , s_{3A} , s_{4A} have respective DC-link-fed inverter voltages of V_1 , V_3 , V_4 , which receive values of 0, 1, and 1. The A-phase average voltage model of the example given in Fig. 2(b) is illustrated in Fig. 2(c).

Eq. (1) indicates that the sum of two DC-link-fed inverter voltages V_3, V_4 exists in the pole leg voltage formulation. This component presents an offset voltage $V_{off-DCLink}$, which is illustrated in the switching voltage model of the five-level NPC inverter in Fig. 2. In topologies with arbitrary numbers of



Fig. 3. (a) Average voltage model of the three-phase pole voltages with active switches s_{2A} , s_{1B} , s_{3C} and non-active switches $(s_{1A}, s_{3A}, s_{4A}) = (0,1,1)$, $(s_{2B}, s_{3B}, s_{4B}) = (1,1,1)$, and $(s_{1C}, s_{2C}, s_{4C}) = (0,0,1)$. (b) Average voltage model of the three-phase pole voltages expressed in terms of the fundamental $V_{x_1}^*$ and the CMV V_{off}^* .

levels, $V_{off-DCLink}$ can be calculated as the voltage between the neutral point O and the lowest voltage point of the inverter.

The pole voltage V_{xo} can be analyzed in relation to the fundamental output phase voltage as follows:

$$V_{XO} = V_{X1} + V_{off} , \qquad (8)$$

where

$$\begin{split} V_{A1} &= \frac{2V_{AO} - V_{BO} - V_{CO}}{3}; \ V_{B1} = \frac{2V_{BO} - V_{CO} - V_{AO}}{3}; \\ V_{C1} &= \frac{2V_{CO} - V_{AO} - V_{BO}}{3}; \ V_{off} = \frac{V_{AO} + V_{BO} + V_{CO}}{3}. \end{split}$$

Using Eq. (8) and in consideration of Eq. (1), the instantaneous switching voltage and average switching voltage in a sampling period can be expressed in other forms as follows:

$$V_{SX} = V_{X1} + V_{off} + V_{off-DClink} , \qquad (9)$$

$$\overline{V}_{SX} = V_{X1}^* + V_{off}^* + V_{off-DClink} , \qquad (10)$$

where v_{X1}^* and v_{off}^* are the reference fundamental output phase voltage and reference CMV respectively. They satisfy

$$\overline{V}_{XO} = V_{X1}^* + V_{off}^* .$$
 (11)

From the one-phase average pole voltage model expressed in terms of average switching voltage and $V_{off-DCLink}$ as in Fig. 2(c), as well as the average pole voltage obtained in Eq. (11), the three-phase average pole voltage models that use the two analytical approaches are described in Fig. 3. The voltage model in Fig. 3(a) corresponds to a specific case in which the active switches for the A, B, and C phases are s_{2A} , s_{1B} , and s_{3C} , respectively; the sets of non-active switches are



Fig. 4. Multilevel NPC inverter: A brief description of the A-phase switching voltage from (a) the active and non-active switching voltage components and (b) the zero/non-zero sequence voltages.

$$(s_{1A}, s_{3A}, s_{4A}) = (0, 1, 1)$$
, $(s_{2B}, s_{3B}, s_{4B}) = (1, 1, 1)$, and
 $(s_{1C}, s_{2C}, s_{4C}) = (0, 0, 1)$.

The relation of the two models in Figs. 3(a) and 3(b) shows that to obtain three-phase output voltages with a predefined CMV, the average switching voltages have to be the sum of the fundamental voltage V_{X1}^* , the CMV V_{off}^* , and a zero sequence voltage injected from the DC-link-fed inverter voltages $V_{off-DCLink}$. As a result, a new reference average switching voltage model of the A-phase is derived, as shown in Fig. 4(b). The complete PWM algorithm for multilevel NPC inverters under balanced and unbalanced conditions will be realized by using this switching voltage model and the model illustrated in relation to the active and non-active switching voltages in Fig. 4(a).

B. Fundamental Voltage Limit and the Global Reference CMV Design

The control limits of two parameters, namely, reference fundamental voltage and CMV, should be determined to completely master the switching voltage model in Fig. 4.

The maximum (minimum) value of the switching voltage will be obtained if all switches are turned "ON" ("OFF").

In a five-level NPC inverter, for example, these values are determined as follows:

$$V_{SWMAX} = V_1 + V_2 + V_3 + V_4 , \qquad (12)$$

$$V_{SWMIN} = 0. (13)$$

As a result, the possible maximum fundamental voltage V_{X1}^* of the under-modulation limit is given as follows:

$$V_{_{1MAX}}^{*} = \frac{V_{SWMX}}{\sqrt{3}} \,. \tag{14}$$

The reference CMV V_{off}^* can generally be expressed as a function of the variable η_1 , that is,

(17)

$$V_{off}^{*} = \eta_{l} V_{off-MX} + (1 - \eta_{l}) V_{off-MN} ; 0 \le \eta_{l} \le 1, \qquad (15)$$

where V_{off-MX} and V_{off-MN} are the maximum and minimum values of V_{off}^* respectively. These values can be deduced from the switching voltage model in Fig. 4 and Eqs. (12) and (13) as follows:

$$V_{off-MX} = Min(V_{SWMAX} - V_{X1}^*) - V_{off-DClink}$$
$$V_{off-MN} = -Min(V_{X1}^*) - V_{off-DClink} \qquad . (16)$$
$$(X = A, B, C)$$

The "Min()" function returns the smallest value of the three given values inside the parentheses.

In practical applications, two popular reference average CMV designs are as follows:

Medium CMV [9]–[12]: This CMV approach is often used in two-level and multilevel inverters to maximize the linear PWM control range. In this case, the global offset is obtained by setting $\eta_1 = 0.5$ in Eq. (15) as follows:

$$V_{off}^* = V_{off-Med} = \left(V_{off-MX} + V_{off-MN}\right) / 2.$$

Minimum CMV [25]: The reference offset voltage is selected such that the absolute value of the obtained average CMV is at the minimum. The sinusoidal PWM method is a particular case of this PWM technique for a modulation index range lower than 0.866, that is,

$$V_{off}^{*} = V_{off-op} = \begin{cases} V_{off-MX} & \text{if} \quad V_{off-MN} \leq V_{off-MX} \leq 0\\ V_{off-MN} & \text{if} \quad 0 \leq V_{off-MN} \leq V_{off-MX} \\ 0 & \text{if} \qquad else \end{cases}$$
(18)

III. SWITCHING VOLTAGE IMPLEMENTATION

A. Switching Voltage PWM Control

To implement the reference switching voltages, the active and non-active switching voltage components, as illustrated in Fig. 5(a), have to be calculated. On the basis of Eqs. (4)-(7), the non-active switching voltage components V_{LX} can be simply determined as follows:

$$\begin{split} V_{LX} &= V_{SXk} \ if \ V_{SXk} \leq \overline{V}_{SX} \leq V_{SX(k+1)}; 1 \leq k \leq n-1 \,, \, (19) \\ \text{where} \ V_{SXk} \text{ is the } k^{\text{th}} \text{ discrete switching voltage, and } n \text{ is the} \\ \text{number of levels. For example, in a five-level NPC inverter,} \\ \text{five discrete switching voltages are computed in increasing} \\ \text{order} \quad \text{as} \quad V_{SX1} = 0 \quad , \quad V_{SX2} = V_4 \quad , \quad V_{SX3} = V_3 + V_4 \quad , \end{split}$$

 $V_{SX4} = V_2 + V_3 + V_4$, and $V_{SX5} = V_1 + V_2 + V_3 + V_4$.

The DC-link-fed inverter voltages V_{DX} (X = A,B,C), which correspond to the active switches on the three phases, can be determined as the DC cell between the two nearest discrete switching voltages of \overline{V}_{SX} .

For the active switches, their switching state sequence can be



Fig. 5. Implementation of the active switching voltage switching sequence and the switching time diagram.



Fig. 6. Vector diagram of the active switching voltages for (a) balanced DC sources and (b) unbalanced DC sources $(V_{DA} > V_{DB} > V_{DC})$.

realized by the CPWM approach illustrated in Fig. 5 with the normalized modulating signals ξ_X , (X = A,B,C), which are calculated as follows:

$$0 \le \xi_X = \frac{\overline{V}_{SX} - V_{LX}}{V_{DX}} \le 1.$$
 (20)

The switching pattern in Fig. 5, from which the active switching states are directly derived, is similar to that of a two-level inverter. Supposing that in a sampling period the three-phase switching sequence in the first half of the pattern in Fig. 5 is $(S_A, S_B, S_C) = (0,0,0) \rightarrow (1,0,0) \rightarrow (1,1,0) \rightarrow (1,1,1)$, then the corresponding active switching sequence is derived as $(0,0,0) \rightarrow (V_{DA},0,0) \rightarrow (V_{DA},V_{DB},0) \rightarrow (V_{DA},V_{DB},V_{DC})$. The switching voltage sequence is completely realized by using the information of the three-phase non-active voltage and active switching sequence. The switching time diagram of a virtual two level in Fig. 5 is directly imposed onto the switching voltage sequence to complete the switching voltage pattern. As a result, the characteristics of PWM control for a multilevel NPC inverter under unbalanced conditions are fully explored.

When analyzing in the $\alpha\beta$ domain of the SVM method, eight switching states of the active switches will establish a voltage vector diagram (Fig. 6). Each discrete voltage vector is calculated as follows:



Fig. 7. Equivalent circuit of the modified average active switching voltages.

$$\vec{E} = \frac{2}{3} (S_A V_{DA} + S_B V_{DB} e^{j120} + S_C V_{DC} e^{j240}).$$
(21)

In Fig. 6, the discrete vector denoted as $[S_A, S_B, S_C]$ represents the active switching voltage state $(S_A, V_{DA}, S_B, V_{DB}, S_C, V_{DC})$. Under an unbalanced condition, the active switching voltage vector diagram forms an asymmetrical hexagon. The zero vector of [000] remains at the center of the old symmetrical hexagon in Fig. 6(a), whereas the zero vector of [111] deviates from its former position. As a result, for a reference vector, the PWM control with the three nearest vector principles cannot be implemented in some regions with minimum switching numbers. For example, when the reference vector has its tip located at point A, as illustrated in Fig. 6(b), the use of the three nearest vectors of [000], [100], and [111] will always require considerable switching. The switch from the continuous PWM mode to DPWM mode by simply removing the vector of [000] or [111] is also not allowed. For example, the active switching voltage vectors of [000]-[100]-[101]-[111] in continuous PWM after removing the vector [111] cannot implement the reference voltage vector in Fig. 6(b) because the area formed by the tips of the remaining vectors of [000]-[100]-[101] does not contain the A point.

B. Active Switching Voltage Control – Design of the Local Offset for Reduced Switching Loss

From the switching voltage model of the multilevel inverter shown in Fig. 4(a), the PWM performance can be improved by modifying the active switching voltages. A new equivalent circuit of the active switching voltages is obtained, as shown in Fig. 7, by adding an offset e_0 , which is the local offset voltage, to the three-phase average active switching voltages.

Given that

$$e_X = e_X + e_0 = \xi_X V_{DX}; \quad X = A, B, C,$$
 (22)

the modulating signals in Eq. (20) will be modified as follows:

$$0 \le \xi_X' = \frac{e_X + e_0}{V_{DX}} \le 1.$$
(23)

1) Reduced Switching Loss PWM under DC Voltage Imbalance: The control range of the local offset e_0 depends on the reference leg voltages of the virtual two-level inverter



Fig. 8. Determination of local offset limits from the active voltages and related DC-link voltages.

and the active DC cells of the DC-link-fed inverter voltages. The range can be as follows:

$$e_{0MN} \le e_0 \le e_{0MX} , \qquad (24)$$

where

$$e_{0MX} = Min(V_{DA} - e_A, V_{DB} - e_B, V_{DC} - e_C), \qquad (25)$$

$$e_{0MN} = -Min(e_A, e_B, e_C).$$
⁽²⁶⁾

The control limits of e_0 corresponding to a specific case of V_{DX} and e_X (X = A,B,C) are illustrated in Fig. 8.

From Eqs. (24)–(26), the local offset can be expressed as a function of the variable η_2 as follows:

$$e_0 = (1 - \eta_2) e_{0MN} + \eta_2 e_{0MX}; \quad 0 \le \eta_2 \le 1.$$
 (27)

The DPWM mode can be achieved if the value of the parameter η_2 in Eq. (27) is set to 1 or 0. We define i_x (X = A, B, C) as the three-phase output currents, and i_1 and i_2 as the absolute values of the two currents, the respective phases of which can achieve the DPWM by setting the local offset voltage to e_{0MX} and e_{0MN} respectively. I_{MX} and I_{MD} are also defined as the maximum and medium absolute values of the three-phase currents, respectively. The selection rule of e_0 for reduced switching loss can then be proposed as follows:

$$e_{0} = \begin{cases} e_{0MX} & i_{1} = I_{MX} & OR & (i_{2} \neq I_{MX} \text{ and } i_{1} = I_{MD}) \\ e_{0MN} & i_{2} = I_{MX} & OR & (i_{1} \neq I_{MX} \text{ and } i_{2} = I_{MD}) \end{cases}$$
(28)

Applying the local offset defined in Eq. (28) allows only the output phases of maximum or medium absolute currents for DPWM control. This condition helps to avoid commutation on the phase of a large current, thus reducing the switching loss of the power converter.

C. Proposed PWM Control Scheme

The proposed PWM control scheme for multilevel NPC inverters under a DC voltage imbalance is described in Fig. 9 on the basis of the theoretical analysis. A global offset voltage



Fig. 9. Proposed feed-forward PWM control scheme for n-level NPC inverter under DC voltage imbalance conditions.

is designed by using the information of the feedback DC-link-fed inverter voltages and the reference fundamental voltages. The reference switching voltages and the respective active and non-active components can be calculated afterwards. (V_{DX} , e_X) helps to determine the local offset limits and simplifies the PWM control of n-level to that of a virtual two-level inverter. The resultant switching sequences and switching time diagrams of the active voltages are directly derived from those of the two-level inverter PWM. The final PWM patterns of n-level NPC are completely realized using this information and in consideration of V_{LX} .

IV. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results

Simulations are conducted for a five-level NPC inverter with unbalanced DC-link voltages and a three-phase load R–L in series, where $R = 40 \ \Omega$ and L = 85 mH. The switching frequency is set to $f_s = 2kHz$, and the output frequency is set to $f_0 = 50Hz$. Under the conditions of $V_1 = 55 V$, $V_2 = 45 V$, $V_3 = 45 V$, and $V_4 = 55 V$, two modulation indices of m = 0.3and m = 0.75 are selected to analyze the typical conventional sinusoidal PWM method without compensated algorithm, the waveforms, including output line voltage and current (a) as well as the harmonic spectra of the current (b), are shown in Figs. 10 and 12. The obtained fundamental currents for the given loads are not correct, and the harmonic spectra in Figs. 10(b) and 12(b) show that the currents are influenced by



Fig. 10. (a) Output line voltage and current waveforms. (b) Harmonic spectrum of output currents (Fundamental = 0.63 A, THD = 1.2%) when using conventional sinusoidal PWM without feed-forward compensation (m = 0.3).



Fig. 11. (a) Output line voltage and current waveforms. (b) Harmonic spectrum of output currents (Fundamental = 0.7018 A, THD = 1.09%) when using conventional sinusoidal PWM with feed-forward compensation (m = 0.3).



Fig.12. (a) Output line voltage and current waveforms; (b) harmonic spectrum of output currents (Fundamental = 1.721 A, THD = 0.58%) when using conventional sinusoidal PWM without feed-forward compensation (m = 0.75).



Fig. 13. (a) Output line voltage and current waveforms; (b) harmonic spectrum of output currents (Fundamental = 1.79 A, THD = 0.52%) when using conventional sinusoidal PWM with feed-forward compensation (m = 0.75).

low-order harmonics with a large magnitude. For comparison, the same quantities are given for the sinusoidal PWM method with feed-forward compensation, as in Figs. 11(a) (m = 0.3) and 13(a) (m = 0.75). Improvements are obtained when the compensated algorithm yields output waveforms in Figs. 11(a) and 13(a) with correct fundamental components and low-order harmonics, as depicted in Figs. 11(b) and 13(b). The obtained total harmonic distortion (THD) values of the output currents are 1.09% (m = 0.3) and 0.52% (m = 0.75), whereas they are 1.2% and 0.58% in the uncompensated system.



Fig. 14. Output line voltage and current waveforms when using PWM method with medium CMV and feed-forward compensation.

A medium CMV PWM method and a proposed PWM method with reduced switching loss are applied to a five-level NPC inverter with the previous configuration unchanged. The medium CMV PWM is achieved by using Equ. (17) and setting the local offset to zero. In the proposed PWM with reduced switching loss, the local offset is selected as the minimum CMV [Eq. (18)], and the local offset is selected as in Eq. (28).

The waveforms obtained using the two PWM methods are shown in Figs. 14 and 15. The resulting THDs of the output currents when using the feed-forward PWM with the medium CMV are 0.99%, 0.56%, and 0.38%, which correspond to modulation index m values of 0.3, 0.75, and 0.95, respectively. By contrast, the THDs are 1.46%, 0.66%, and 0.59% with the proposed PWM method with reduced switching loss.

In the PWM with reduced switching loss, the waveforms of the pole voltage and its respective current for the three different modulation indices are illustrated in Fig. 15. No commutation on one phase occurs at some intervals of its maximum or medium absolute current. As a result of this proposed current-controlled DPWM mode, the switching loss can be significantly reduced, such as in the balanced input voltage case [25].

Figs. 16(a)-16(c) provide a detailed comparison of the line voltage THD when using the three feed-forward PWM control



Fig. 15. Waveforms of output line voltage and output pole voltage with its corresponding current when using the proposed feed-forward PWM method with reduced switching loss.

methods: the proposed PWM with reduced switching loss, the conventional sine PWM, and the medium CMV PWM. The THD is calculated up to the 100th harmonics of the output frequency. Each PWM method is analyzed to its maximum



Fig. 16. THD comparison of the three feed-forward PWM methods ($f_s = 5 \ kHz$, $R = 40 \ \Omega$, $L = 80 \ mH$).



Fig. 17. Setup of the DC-link fed inverter voltages (X: 10 ms/div; Y: 50 V/div).





Fig. 18. (a) Waveforms include output line voltage V_{AB} , pole voltage V_{AO} and current i_A (X-axis:10 ms/div). (b) Harmonics spectrum of output current when using conventional sinusoidal PWM without feed-forward compensation (m = 0.7).

modulation index. For the sine PWM method, the maximum value of m is 0.866, whereas it is 1 for the other two methods. The DC-link voltages (V_1, V_2, V_3, V_4) for the THD analysis as in Figs. 16(a)–16(c) are set to (50 V, 50 V, 50 V, 50 V), (55 V, 45 V, 45 V, 55 V), and (45 V, 55 V, 55 V, 45 V), respectively.

B. Experimental Results

Experimental hardware is built for the five-level NPC inverter to validate the proposed theory. The algorithm is implemented using the eZdsp TMS320F28335 control kit. Four DC voltages are measured with LEM LV25 NP Hall sensors. For the switching loss PWM algorithm, three additional Hall LEM LA25NP current sensors are used to measure the phase load currents. The frequency of the triangle carrier waveform is 2 kHz, and the desired output frequency is 50 Hz. The experimental load parameters are set to $R = 40\Omega$ and L = 85mH.

In the first experiment, two DC-link voltages V_1, V_4 are held constant, and the others have large ripples (Fig. 17). Each DC-link voltage of V_1, V_4 is created by a three-phase



Fig. 19. (a) Waveforms including output line voltage V_{AB} , pole voltage V_{AO} , and current i_A (X-axis:10 ms/div). (b) Harmonic spectrum of output current when using conventional sinusoidal PWM with feed-forward compensation (m = 0.7).

full-wave diode bridge rectifier and a 6800 μ F capacitor. Two middle DC-link voltages V_2, V_3 , each of which is created by one single-phase full-wave diode bridge rectifier and a 680 μ F capacitor, have a measured ripple in the range from 42 V to 60 V] when the inverter is in operation at the analyzed modulation index of 0.7.

The different capacitors produced different DC sources, which, in turn, caused asymmetrical output voltages. As shown in Fig. 18(a), without compensation, the distortion of the output current leads to significant low-order harmonics, as depicted in the harmonic spectrum in Fig. 18(b). The sinusoidal current is obtained as in Fig. 19(a) by using the compensated algorithm. The harmonic spectrum of the current in Fig. 19(b) also demonstrates a great reduction in low-order harmonics. The measured THD of the current with the compensated algorithm is 1.72%, whereas it is 2.725% in the uncompensated system.

In the second experiment, the DC-link voltages are set to $V_1 = 55V, V_2 = 45V, V_3 = 45V, V_4 = 55V$. Figs. 20-22 depict the experimental waveforms of the output line voltage and the output current with its respective pole voltage when the



(a) m = 0.3 (Y-axis: Voltage: 50 V/div, Current: 1 A/div).



(b) m = 0.75 (Y-axis: Voltage: 100 V/div, Current: 1 A/div).

Fig. 20. Waveforms of output line voltage and pole voltage with its corresponding current when using sine PWM method with feed-forward compensation (X-axis:5ms/div).

feed-forward PWM methods of the sine PWM, the PWM with medium CMV, and the proposed DPWM are applied. The pole voltage waveform in Fig. 22 shows that similar to the simulation results, the implemented DPWM mode that depends on the phase load currents sets the non-commutation phase at intervals, in which its current attains the maximum or medium absolute value.

A comparison of the experimental line voltage THD (calculated up to the 100th harmonics) of the proposed feed-forward DPWM method with the feed-forward sine PWM and medium CMV PWM is illustrated in Figs. 23(a)-23(c). modulation index. For the sine PWM method, the maximum value of m is 0.866, whereas it is 1 for the other two methods. The DC-link voltages (V_1, V_2, V_3, V_4) for the THD analysis as in Figs. 16(a)–16(c) are set to (50 V, 50 V, 50 V), (55 V, 45 V, 45 V, 55 V), and (45 V, 55 V, 55 V, 45 V), respectively.

B. Experimental Results

Experimental hardware is built for the five-level NPC inverter to validate the proposed theory. The algorithm is implemented using the eZdsp TMS320F28335 control kit. Four DC voltages are measured with LEM LV25 NP Hall sensors. For the switching loss PWM algorithm, three



(a) m = 0.3 (Y-axis: Voltage: 50 V/div, Current: 1 A/div).



(b) m = 0.75 (Y-axis: Voltage: 100 V/div, Current: 1 A/div).



(c) m = 0.95(Y-axis: Voltage: 100 V/div, Current: 1.5 A/div).

Fig. 21. Waveforms of output line voltage and pole voltage with its corresponding current when using PWM method with medium CMV and feed-forward compensation (X-axis: 5 ms/div).

additional Hall LEM LA25NP current sensors are used to measure the phase load currents. The frequency of the triangle carrier waveform is 2 kHz, and the desired output frequency is 50 Hz. The experimental load parameters are set to $R = 40\Omega$ and L = 85mH.

In the first experiment, two DC-link voltages V_1, V_4 are held constant, and the others have large ripples (Fig. 17). Each DC-link voltage of V_1, V_4 is created by a three-phase



(a) m = 0.3 (Y-axis: Voltage: 50 V/div, Current: 1 A/div).



(b) m = 0.75 (Y-axis: Voltage: 100 V/div, Current: 1 A/div).



(c) m = 0.95 (Y-axis: Voltage: 100 V/div, Current: 1.5 A/div).

Fig. 22. Waveforms of output line voltage and pole voltage with its corresponding current when using feed-forward PWM method with reduced switching loss (X-axis: 5 ms/div).

full-wave diode bridge rectifier and a 6800 μ F capacitor. Two middle DC-link voltages V_2, V_3 , each of which is created by one single-phase full-wave diode bridge rectifier and a 680 μ F capacitor, have a measured ripple in the range from 42 V to 60 V] when the inverter is in operation at the analyzed modulation index of 0.7.

The different capacitors produced different DC sources, which, in turn, caused asymmetrical output voltages. As shown in Fig. 18(a), without compensation, the distortion of the output



Fig. 23. Experimental THD comparison of the three feed-forward PWM methods ($f_s = 5 \ kHz$, $R = 40 \ \Omega$, $L = 80 \ mH$).

current leads to significant low-order harmonics, as depicted in the harmonic spectrum in Fig. 18(b). The sinusoidal current is obtained as in Fig. 19(a) by using the compensated algorithm. The harmonic spectrum of the current in Fig. 19(b) also demonstrates a great reduction in low-order harmonics. The measured THD of the current with the compensated algorithm is 1.72%, whereas it is 2.725% in the uncompensated system.

In the second experiment, the DC-link voltages are set to $V_1 = 55V$, $V_2 = 45V$, $V_3 = 45V$, $V_4 = 55V$. Figs. 20-22 depict the experimental waveforms of the output line voltage and the

output current with its respective pole voltage when the feed-forward PWM methods of the sine PWM, the PWM with medium CMV, and the proposed DPWM are applied. The pole voltage waveform in Fig. 22 shows that similar to the simulation results, the implemented DPWM mode that depends on the phase load currents sets the non-commutation phase at intervals, in which its current attains the maximum or medium absolute value.

A comparison of the experimental line voltage THD (calculated up to the 100th harmonics) of the proposed feed-forward DPWM method with the feed-forward sine PWM and medium CMV PWM is illustrated in Figs. 23(a)-23(c).

The characteristics of the line voltage THD using the three PWM methods under the same conditions of DC voltages as in Figs. 16(a)-16(c) yield acceptable results in comparison with those obtained by simulation (Fig. 16). The experimental THD characteristics indicate that the proposed DPWM method under three given DC-link voltage conditions yield higher THD values than the two other PWM methods in nearly the entire region of the modulation index.

V. CONCLUSIONS

In this study, a model of switching voltages and an offset-based PWM scheme for multilevel NPC inverters under a DC voltage imbalance are proposed. In the proposed scheme, the global offset extends the maximized output voltage range in the under-modulation range and defines a draft CMV. The local offset can be flexibly modified to establish different PWM modes related to the PWM quality, such as switching loss and current ripple. A DPWM that utilizes these flexible offsets and the feedback information of the currents is proposed to reduce switching loss. The proposed PWM for switching loss reduction can be analyzed in relation to other carrier-based methods using the same switching voltage model. Simulations and experiments are conducted to confirm the validity of the proposed switching voltage modeling and the proposed DPWM control method.

ACKNOWLEDGMENT

This research is funded by the Vietnam National Foundation for Science and Technology Development under grant number 103.01-2011.67, and partly supported by the Network Based Automation Research Center, University of Ulsan, Korea and by the VNU-HCM project C2013-20-10.

REFERENCES

- G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method- A theoretical analysis," *IEEE Trans. Power Electron.*, Vol. 7, No. 3, pp. 497-505, Jul. 1992
- [2] J. Rodríguez, J.S. Lai, and F. Z. Peng, "Multilevel inverters:

A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 4, pp. 724-738, Aug. 2002.

- [3] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," *IEEE Trans. Power Electron.*, Vol. 18, No. 6, pp. 1293-1301, Nov. 2003.
- [4] N.V. Nho and M. J. Youn, "Comprehensive study on Space Vector PWM and carrier based PWM correlation in multilevel invertors," *IEE Proceedings Electric Power Applications*, Vol. 153, No. 1, pp. 149-158, 2006.
- [5] S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," *IEEE Power Electronics Letters*, Vol. 2, No. 1, pp. 11-15, Mar. 2004.
- [6] N. Celanovic and D. Boroyevich, "A fast space vector modulation algorithm for multilevel three phase converters," *IEEE Trans. Ind. Appl.*, Vol. 37, No. 2, pp. 637-641, Mar./Apr. 2001.
- [7] J. Rodriguez, P. Correa, and L. Moran, "A vector control technique for medium voltage multilevel inverters," *Applied Power Electronics Conference and Exposition (APEC)*, Vol. 1, pp. 173-178, 2001.
- [8] S. Wei and B. Wu, F. Li, and C. Liu, "A general space vector PWM control algorithm for multilevel inverters," in *Proc. the Applied Power Electronics Conference and Exposition (APEC '03)*, 2003.
- [9] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," *IEEE Trans. Ind. Appl.*, Vol. 34, No. 5, pp. 1059-1071, Sep./Oct. 1998.
- [10] V. Blasko, "A hybrid PWM strategy combining modified space vector and triangle comparison methods," in *Proc. IEEE PESC Conf.*, pp. 1872-1878, 1996.
- [11] C. B. Jacobina, A. M. N Lima, E. R. C. da Silva, R. N. C. Alves, and P. F. Seixas, "Digital scalar pulse-width modulation: A simple approach to introduce non-sinusoidal modulating waveforms," *IEEE Trans. Power Electron.*, Vol. 16, No. 3, pp. 351-359, May 2001.
- [12] H. Van Der Broeck, H. Skudelny, and G. Stanke, "Analysis and realization of a pulse width modulator based on voltage space vectors," in *IEEE-IAS Conf. Rec.*, pp. 244-251, 1986.
- [13] K. Zhou and D. Wang, "Relationship between space-vector modulation and three-phase carrier-based PWM: A comprehensive analysis," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 1, pp. 186-196, Feb. 2002.
- [14] J. Pou, D. Boroyevich, and R. Pindado, "Effects of imbalances and nonlinear loads on the voltage balance of a neutral-point-clamped inverter," *IEEE Trans. Power Electron.*, Vol. 20, No. 1, pp. 123-131, Jan. 2005.
- [15] J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," *IEEE Trans. Ind. Electron.*, Vol. 52, No. 1, pp. 190-196, Feb. 2005.
- [16] K. Celanovic and D. Boroyevich," A comprehensive study of neutral-point voltage balancing problem in three-level voltage source PWM inverters," *IEEE Trans. Power Electron.*, Vol. 15, No. 2, pp. 242-249, Mar. 2000.
- [17] P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, "Reduced common-mode modulation strategies for cascaded multilevel inverters," *IEEE Trans. Ind. Appl.*, Vo. 39, No. 5, pp. 1386-1395, Sep./Oct. 2003.
- [18] N. V. Nho and H. H. Lee, "Generalized carrier PWM algorithms for multilevel inverters with unbalanced DC

voltages," in Proc. the 37th IEEE Power Electronics Specialists Conference (PESC), 2006.

- [19] S. Kouro, P. Lezana, M. Angulo, and J. Rodriguez, "Multicarrier PWM with DC-Link ripple feedforward compensation for multilevel inverters," *IEEE Trans. Power Electron.*, Vol. 23, No. 1, pp. 52-59, Jan. 2008.
- [20] N. V. Nho and H. H. Lee, "Carrier PWM algorithm for multi-leg multilevel inverters," *EPE 2007 - 12th European Conference on Power Electronics and Applications*, 2007.
- [21] O. Lopez, J. Alvarez, J. I. Leon, J. Doval-Gandoy, and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 5, pp. 1933-1942, May 2008.
- [22] J. I. Leon, S. Vazquez, J. A. Sanchez, R. Portillo, L.G. Franquelo, J. M. Carrasco, and E. Dominguez, "Conventional space-vector modulation techniques versus the single-phase modulator for multilevel converters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 7, pp. 2473-2482, Jul. 2010.
- [23] J. I. Leon, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, P. W. Wheeler, and A. J. Watson, "Threedimensional feedforward space vector modulation applied to multilevel diode-clamped converters," *IEEE Trans. Ind. Electron.*, Vol. 56, No. 1, pp. 101-109, Jan. 2009.
- [24] N. V. Nho, Q. T. Hai, and H.-H. Lee, "Carrier based single-state PWM technique of minimizing vector errors in multilevel inverter," *Journal of Power Electronics*, Vol. 10, No. 4, pp. 357-364, Jul. 2010.
- [25] N. V. Nho, N. X. Bac and H.-H. Lee, "An optimized discontinuous PWM method to minimize switching loss for multilevel inverters," *IEEE Trans. Ind. Electron.*, Vol. 58, No. 9, pp. 3958-3966, Sep. 2011.
- [26] T. Brückner and D. G. Holmes, "Optimal pulse-width modulation for three-level inverters," *IEEE Trans. Power Electron.*, Vol. 20, No. 1, pp. 82-89, Jan. 2005.
- [27] K. A. Corzine and J. R. Baker, "Multilevel voltage-source duty-cycle modulation: analysis and implementation," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 5, pp. 1009-1016, Oct. 2002.
- [28] F. Wang, "Sine-triangle versus space-vector modulation for three-level PWM voltage-source inverters," *IEEE Trans. Ind. Appl.*, Vol. 38, No. 2, pp. 500-506, Mar./Apr. 2002.
- [29] B. P. McGrath, D. G. Holmes, and T. Meynard, "Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range," *IEEE Trans. Power Electron.*, Vol. 21, No. 4, pp. 941-949, Jul. 2006.
- [30] J. Pou, J. Zaragoza, S. Ceballos, M. Saeedifard, and D. Boroyovich, "A carrier based PWM strategy with zero sequence voltage injection for a three-level neutral point clamped converter," *IEEE Trans. Power Electron.*, Vol. 27, No. 2, pp. 642-651, Feb. 2012.
- [31] W. Chenchen and L. Yongdong, "Analysis and calculation of Zero sequence voltage considering neutral-point potential balancing in three-level NPC converters," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 7, pp. 2262-2271, Jul. 2010.
- [32] N. Y. Dai, M. C. Wong, Y. H. Chen, and Y. D. Han, "A 3-D generalized direct PWM algorithm for multilevel converters," *IEEE Power Electronics Letters*, Vol. 3, No. 3, pp. 85-88, Sep. 2005.
- [33] N. V. Nho and H. H. Lee, "Analysis of carrier PWM method for common mode elimination in multilevel inverter," *EPE 2007 - 12th European Conference on Power Electronics and Applications*, 2007.
- [34] N. V. Nho and H. H. Lee, "Linear overmodulation control in multiphase multilevel inverters for unbalance DC

voltages," The 7th IEEE Int'l Conference on Power Electronics and Drive Systems (PEDS 2007), 2007.

- [35] P. Enjeti and W. Shireen, "An advanced programmed PWM modulator for inverters which simultaneously eliminates harmonics and rejects dc link voltage ripple," in *Proc. Applied Power Electronics Conf. and Expo. (APEC'90)*, pp. 681–685, 1990.
- [36] F. Blaabjerg, J. Pedersen, and P. Thoegersen, "Improved modulation techniques for PWM-VSI drives," *IEEE Trans. Ind. Electron.*, Vol. 44, No. 1, pp. 87-95, Feb. 1997.
- [37] J. Sakly, P. Delarue, and R. Bausiere, "Rejection of undesirable effects of input DC-voltage ripple in single-phase PWM inverters," in *Proc. 5th Eur. Conf. on Power Electronics and Applications*, Vol. 4, pp. 65-70, 1993.
- [38] J. Pou, D. Boroyevich, and R. Pindado, "New feedforward space-vector PWM method to obtain balanced AC output voltages in a three-level neutral-point-clamped converter," *IEEE Trans. Ind. Electron.*, Vol. 49, No. 5, pp. 1026-1034, Oct. 2002.
- [39] J. I. Leon, O. Lopez, L. G. Franquelo, J. Doval-Gandoy, S. Vazquez, J. Alvarez, and F. D. Freijedo, "Multilevel multiphase feedforward space vector modulation technique," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 6, pp. 2066-2075, Jun. 2010.



Nho-Van Nguyen was born in Vietnam in 1964. He received his M.S. and PhD. degrees in Electrical Engineering from the University of West Bohemia, the Czech Republic in 1988 and 1991 respectively. Since 1992, he has been with the Department of Electrical and Electronics Engineering, Ho Chi Minh City University

of Technology, Vietnam, where he is currently an Associate Professor. He was with KAIST as a Post-doc Fellow for six months in 2001 and a Visiting Professor for a year in 2003–2004. He was a visiting scholar at the Department of Electrical Engineering, University of Illinois at Urbana-Champaign for a month in 2009. His research interests include modeling and control of switching power supplies, AC motor drives, active power filters, and PWM techniques for power converters. He is a member of the Institute of Electrical and Electronics Engineers (IEEE).



Tam-Khanh Tu Nguyen received his B.S. and M.S. degrees in Electrical Engineering from Ho Chi Minh City University of Technology, Vietnam, in 2010 and 2012 respectively. He is currently a researcher at the Power Engineering Research Lab, Department of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology,

Vietnam. His current research interests include active power filters, PWM techniques for matrix converter, multilevel inverters and advanced control of AC motor drives.



Hong-Hee Lee received his B.S., M.S., and Ph.D. degrees in Electrical Engineering from Seoul National University, Seoul, Korea in 1980, 1982, and 1990, respectively. From 1994 to 1995, he was a Visiting Professor at the Texas A&M University. He has been a Professor at the School of Electrical Engineering in the Department of Electrical

Engineering, University of Ulsan, Ulsan, Korea since 1985. He is also the Director of the Network-based Automation Research Center, which is sponsored by the Ministry of Trade, Industry and Energy. His research interests include power electronics, network-based motor control, and renewable energy. Dr. Lee is a member of the IEEE, the Korean Institute of Power Electronics (KIPE), the Korean Institute of Electrical Engineers, and the Institute of Control, Robotics, and Systems. He is currently the President of KIPE.