

Full ZVS Load Range Diode Clamped Three-level DC-DC Converter with Secondary Modulation

Yong Shi[†]

[†]Xi'an Action Power Electrical Co. Ltd., Xian, China

Abstract

A new four-primary-switch diode clamped soft switching three-level DC-DC converter (TLDC) with full zero-voltage switching (ZVS) load range and TL secondary voltage waveform is proposed. The operation principle and characteristics of the presented converter are discussed, and experimental results are consistent with theoretical predictions. The improvements of the proposed converter include a simple and compact primary structure, TL secondary rectified voltage waveform, wide load range ZVS for all primary switches, and full output-regulated range with soft switching operation. The proposed converter also has some disadvantages. The VA rating of the transformer is slightly larger than that of conventional TLDCs in variable input and constant output mode. The conduction loss of the primary coil is slightly higher because an air gap is inserted into the magnetic cores of the transformer. Finally, the secondary circuit is slightly complex.

Key words: No circulating current, Reduced filter size, Three-level (TL) DC/DC converter, Zero-voltage switching (ZVS)

I. INTRODUCTION

Three-level DC-DC converters (TLDCs) have become a key issue in power electronics because of the rapidly increasing demand for high-input and high-efficiency isolated DC-DC power supplies [1], [2]. Interest in these devices stems from the research of Pinheiro and Barbi, who first introduced multilevel technology to the DC-DC power conversion field [1]. Five basic TLDCs were discussed and compared in [3], and most existing TLDCs are derived from these five topologies. A zero-voltage and zero-current switching (ZVZCS) TLDC was proposed in [4], in which a flying capacitor is used to assist zero-voltage switching (ZVS) of the leading switches, and an auxiliary secondary current reset circuit is added to assist in the zero-current switching (ZCS) of the lagging switches. Moreover, the converter in [4] can be switched in the phase shift (PS) mode, which makes this topology applicable. Many satisfactory contributions have been made to this topic. New TLDCs that have different useful features are proposed in [5]-[9]. Some

good solutions that extend the soft switching load range of the primary switches were provided in [10]-[13]. A full bridge (FB) TLDC for wind turbines in a DC grid was investigated in [14]. Improved control strategies were discussed in [15] and [16]. All the references listed above have made the TLDCs applicable.

However, limitations still exist. In most TLDCs, the secondary rectified voltage is a two-level waveform. Large voltage ripple across the output filter requires a larger output inductor to smoothen the ripple current that flows through it, thereby increasing the overall system volume and slow down possible system dynamic responses [3], [17]-[21]. Furthermore, the input current is discontinuous, thereby requiring a large input filter to confirm the corresponding electromagnetic compatibility standards [3]. Several papers have been published to solve the abovementioned problems. A ZVZCS hybrid FB TLDC was proposed in [17], which can obtain a three-level (TL) secondary rectified voltage waveform before the output filter. In addition, two cutoff diodes are added to minimize the switching loss of the lagging switches [17]. A TL combined DC-DC converter (TLDCDC) with six power switches was proposed in [18], which features even voltage stress on the primary devices and TL secondary rectified voltage waveform. The converter in [18] has good soft switching characteristics because it utilizes ZVZCS technology. In [19], an FB TLDCDC was proposed,

Manuscript received Jun. 24, 2015; accepted Aug. 14, 2015
Recommended for publication by Associate Editor Chun-An Cheng.

[†]Corresponding Author: shi.yong@cnaaction.com

Tel: +86-029-85691872-8788, Fax: +86-029-85692080, Xi'an Action Power Electrical Co. Ltd.

Xi'an Action Power Electrical Co. Ltd., China

which can achieve a TL secondary rectified voltage waveform before the LC filter, as well as wide ZVS load range for all primary switches. A TLDC with no added clamping device was discussed in [20]. To find a new topology with a simple and compact primary circuit, a TLDC with four switches was proposed in [21], which has the minimum number of the primary switches among all TLDCs. However, the main disadvantage of this converter is the limited output range with ZVS operation. During some abnormal situations, i.e., startup or overload/short circuit, the converter in [21] can only be switched in the hard switching mode to regulate the output voltage down to zero. Furthermore, the ZVS load range of the lagging switches in [21] is limited because only the energy stored in the leakage inductances can be used. Thus, a new TLDC characterized by a TL secondary rectified voltage waveform, simple and compact primary power circuit, good soft switching characteristics, and wide output range with soft switching operation must be found.

A diode-clamped TLDC with full ZVS load range, TL secondary rectified voltage waveform, and wide output range with soft switching operation is proposed in this paper. This paper is organized as follows: In Section II, the configuration and operation principle of the proposed converter are described. In Section III, important technical issues are discussed. In Section IV, experimental results are presented and discussed. In the last section, the main conclusions are given.

II. CONFIGURATION AND OPERATION PRINCIPLE

A. Configuration

Fig.1 shows the circuit of the proposed converter. The four primary switches are series connected, and the off-state voltage of these switches is clamped by D_{cl1} , D_{cl2} , C_{in1} , and C_{in2} . C_{in1} and C_{in2} are the input capacitors with the same value and share the input voltage evenly during the operation, i.e., $V_{Cin1} = V_{Cin2} = V_{in}/2$. L_{lk} is the equivalent leakage inductance in the primary side of the transformer. L_m is the magnetizing inductance. The turn ratios in the proposed converter are set at $N_{Tp}/N_{Ts1} = k_{T1}$ and $N_{Tp}/N_{Ts2} = k_{T2}$. S_{se1} and S_{se2} are the secondary switches. D_{o1} – D_{o6} are the rectifier diodes, and the output filter is composed of L_o and C_o . R_o is the load resistor.

B. Normal Operation

Fig.2 depicts the key waveforms. Twelve operation stages are present during the entire switching cycle, and the operation stages in the first half-switching cycle are illustrated in Fig.3. Before the analysis, some assumptions are set to simplify the explanation: all the components in the topology are ideal; the voltage ripple on C_{in1} and C_{in2} can be neglected; $k_T' = (k_{T1} \cdot k_{T2}) / (k_{T1} + k_{T2})$; and the output filter and load are replaced by a constant current source I_o . The output capacitance of each primary switch is with the same value




Fig. 1. Proposed diode-clamped TLDC.




Fig. 2. Key waveforms of the proposed converter.

and represented as C_{os} in the following equations.

Stage 1 [Fig.3 (a)]: Before t_0 , the circuit is operated in a steady condition. The primary side powers the load. S_1 and S_2 are on; D_{o3} and D_{o6} are conducted; S_{se2} is also on, but the current that flows through S_{se2} is zero because D_{o2} is off. $v_{BA} = V_{in}/2$, $v_{rect} = V_{in}/2k_{T2}$, $i_p = I_o/k_{T2}$, i_{Llk} equals the sum of i_p and i_m , i_m increases with time linearly, and the slope is

$$\frac{di_m}{dt} = \frac{V_{in}}{2L_m}. \quad (1)$$

Stage 2 [Fig.3 (b), t_0 – t_1]: At the instant t_0 , S_{se2} is turned off at zero-current. Primary side powers the load. $v_{BA} = V_{in}/2$, $v_{rect} = V_{in}/2k_{T2}$, $i_p = I_o/k_{T2}$, i_{Llk} equals the sum of i_p and i_m , and i_m keeps increasing.

Stage 3 [Fig.3 (c), t_1 – t_2]: At the instant t_1 , S_{se1} is turned on, D_{o1} is conducted, and D_{o3} is off. The primary side powers the load. $v_{BA} = V_{in}/2$, $v_{rect} = V_{in}/2k_T'$, $i_p = I_o/k_T'$, i_{Llk} equals the sum of i_p and i_m , and i_m linearly increases with time.

Stage 4 [Fig.3 (d), t_2 – t_4]: At t_2 , S_1 and S_2 are simultaneously turned off at zero voltage because of the existence of C_1 and C_2 ; i_{Llk} charges C_1 and C_2 and discharges C_3 and C_4 linearly with time. During this interval, the value of i_m can be treated as a constant value, which is represented by I_m in the following equations. The voltage of point B decreases linearly with time before v_{rect} is zero, and its value is




Fig. 3. Operation stages of the proposed converter: (a) stage 1, (b) stage 2, (c) stage 3, (d) stage 4, (e) stage 5, and (f) stage 6.

$$v_B(t) = V_{in} - \left[\frac{I_o}{k_T} + I_m \right] \frac{t}{C_{os}} \quad (2)$$

v_{BA} is

$$v_{BA} = v_B(t) - v_A(t) = \frac{V_{in}}{2} - \left[\frac{I_o}{k_T} + I_m \right] \frac{t}{C_{os}} \quad (3)$$

v_{rect} is defined as

$$v_{rect} = v_{BA} / k_T' \quad (4)$$

Substituting Equ. (3) into (4) obtains

$$v_{rect} = \left[\frac{V_{in}}{2} - \left(\frac{I_o}{k_T} + I_m \right) \frac{t}{C_{os}} \right] / k_T' \quad (5)$$

When v_{rect} is zero, the voltage of point B can be calculated by Eqs. (2) and (5), which is $V_{in}/2$. The time of this period is

$$T_{32} = \frac{V_{in} C_{os} k_T'}{2(I_o + k_T' I_m)} \quad (6)$$

After t_3 , the circuit will be operated in freewheeling mode. i_{Llk} charges C_1 and C_2 , and discharges C_3 and C_4 linearly with time. This stage ends until $v_{C1}=v_{C2}=V_{in}/2$, and $v_{C3}=v_{C4}=0$.

Stage 5 [Fig.3 (e), t_4-t_5]: At t_4 , D_3 and D_4 conduct naturally. The circuit is maintained in freewheeling mode; i_{Llk} decreases because negative voltage is applied to the terminals of L_{lk} ; during this stage, S_3 and S_4 must be turned on to achieve ZVS. According to Fig.2, S_3 and S_4 are turned on at the instant t_5 .

Stage 6 [Fig.3 (f), t_5-t_6]: At t_5 , S_3 and S_4 are switched on; i_p increases in the inverse direction. When i_p reaches $-I_o/k_{T2}$, the freewheeling mode is over. The primary side continuously powers the load. After t_6 , $v_{BA} = -V_{in}/2$, $v_{rect} = -V_{in}/2k_{T2}$, $i_p = -I_o/k_{T2}$, i_{Llk} equals the sum of i_p and i_m , i_m linearly decreases with time, and the slope is determined by Equ. (1). The current that flows through S_{se1} is zero because D_{o1} is off. After stage 6, the circuit will be operated in the second half-switching cycle. As shown in Fig.3, during normal operation, the current that flows through D_{cl1} and D_{cl2} is zero, which means a lower current rating requirement of D_{cl1} and D_{cl2} .

TABLE I
VOLTAGE STRESS ON THE SECONDARY POWER DEVICES

Power devices	Voltage stress
S_{se1} and S_{se2}	$V_{in}/2k_{T1}$
D_{o3} and D_{o4}	$V_{in}/2k_{T2}$
D_{o1} , D_{o2} , D_{o5} and D_{o6}	$V_{in}/2k_T'$




Fig. 4. Key waveforms during soft start operation.

C. Soft Start Operation

Fig. 4 illustrates key waveforms during soft start operation, and the voltage stress on the secondary devices is provided in Table II. During soft start, S_{se1} and S_{se2} are off, and the proposed converter can be treated as a conventional diode-clamped TLDC in [1]. The operating principle for this procedure is not provided here for the sake of simplicity, and detailed information can be found in [1].

III. TECHNICAL ANALYSIS

A. ZVS of Primary Switches

During the operation, the four switches are gated in the complementary mode, and these switches can obtain ZVS down to no-load with a specified peak value of i_m . S_3 in Fig.1 is selected as an example. Fig. 3(d) shows the equivalent

TABLE II
VOLTAGE STRESS ON THE SECONDARY POWER DEVICES

Power devices	Maximum voltage stress
$S_{se1}, S_{se2},$	$V_{in}/2k_{T1}$
D_{o3}, D_{o4}, D_{o5} and D_{o6}	$V_{in}/2k_{T2}$
D_{o1} and D_{o2}	$V_{in}/2k_T'$

circuit of this procedure. The switching interval can be divided into two sub-stages. In the first sub-stage, $v_{rect}>0$, and the load current can still be used to charge or discharge corresponding capacitors. As proved in Section II, when $v_{rect}=0$, 50% of the final value of the voltage across C_3 has been discharged. Thus, only half of the voltage across C_3 needs to be charged during the secondary sub-stage. In the secondary sub-stage, $v_{rect}=0$, and the energy stored in the leakage inductance is used to discharge or charge corresponding capacitors. To achieve ZVS, the following equation should be fitted:

$$\frac{1}{2}L_{lk}\left(\frac{I_o}{k_T'} + I_m\right)^2 \geq \frac{4}{3} \times 2 \times C_{os} \left(\frac{V_{in}}{4}\right)^2 \quad (7)$$

where $k_T' = (k_{T1} \cdot k_{T2}) / (k_{T1} + k_{T2})$.

When the load current is zero, Equ. (7) can be simplified as

$$I_m \geq \frac{V_{in}}{3} \sqrt{\frac{C_{os}}{L_{lk}}} \quad (8)$$

Fig. 5 illustrates the required I_m to obtain ZVS for the primary switches down to 0 load current.

The peak-to-peak value of i_m is

$$\Delta i_m = \frac{V_{in} T_s}{2L_m} = 2I_m \quad (9)$$

Thus, I_m is

$$I_m = \frac{V_{in} T_s}{4L_m} \quad (10)$$

Substituting Equ. (10) into Equ. (8) obtains

$$L_m \leq \frac{3}{4} T_s \sqrt{\frac{L_{lk}}{C_{os}}} \quad (11)$$

Therefore, S_3 can obtain ZVS down to a zero-load current with a specific value of L_m decided by Equ. (11). Fig.6 shows the required magnetizing inductance versus C_{os} , L_{lk} , and T_s . To obtain a small magnetic inductance, an air gap should be inserted in the magnetic cores. The main disadvantage caused by the added air gap is higher conduction loss of the primary coil compared with that of conventional power transformer with no air gap.

The conduction loss is related to the root mean square (RMS) value or average absolute value of the primary current according to different primary power devices. If metal-oxide-semiconductor field-effect transistors (MOSFETs) are used, then the conduction loss of the primary side is related only to the RMS value of the primary current. If insulated-gate bipolar transistors (IGBTs) are used, then the conduction loss of IGBTs is related to the average value of the primary current, and other conduction losses, e.g., conduction loss of the primary coil of the transformer, are




Fig. 5. Required I_m to obtain ZVS down to 0 load current. (a) $V_{in}=600V$. (b) $V_{in}=800V$.




Fig. 6. Magnetizing inductance versus C_{os} , L_{lk} , and T_s . (a) $T_s=50 \mu s$. (b) $L_{lk}=10 \mu H$. (c) $C_{os}=0.001 \mu F$.




Fig. 7. Waveform of i_m : (a) the proposed converter and (b) PS controlled DC-DC converter.

related to the RMS value of the primary current. Increasing i_m in the proposed converter will add some conduction loss. However, the added conduction loss is much lower than that of a traditional PS controlled DC-DC converter with a larger value of i_m . Fig. 7 shows the magnetizing current comparison among the proposed converter and the converter in conventional PS controlled DC-DC converter. As shown in Fig. 7(a), the average value of i_m is zero during the half-switching period, and this current is not in phase with the load current. Thus, a larger value of i_m will not cause much added RMS or average absolute value of the primary current. However, as depicted in Fig. 7(b), a large value of i_m will significantly increase the RMS or average absolute value of the primary current and add more conduction loss in the conventional PS controlled DC-DC converter.




Fig. 8. Added primary side conduction loss:(a) added IGBT conduction loss and(b) other added primary conduction loss.

Fig. 8 depicts the added conduction loss comparison caused by the increasing value of i_m . $I_{m,max}$ in Fig.6 is the peak value of i_m . $I_{m,max}$ in Fig.6 is the peak value of i_m , which is set as 60% of the maximum reflected output current $I_{o,max}/k_T$. In the proposed converter, the four primary switches are switched in the complementary mode; thus, the duty ratio of the primary side is 1. As illustrated in Fig.6, the added IGBT conduction loss in the proposed converter is only 5.8%, and other added primary side conduction loss is approximately 12%. However, the added primary conduction loss in conventional PS-controlled DC–DC converter is much higher. If D is 0.3, then the added IGBT conduction loss will be 46%, and the other added primary side conduction loss is approximately 113%. Moreover, the peak value of i_m in the proposed converter is increased with the input voltage, and more resonant energy can be provided to help the ZVS of the primary switches. However, in traditional PS-controlled DC–DC converter, the peak value of the magnetizing current is not varied with the input voltage. Therefore, the proposed converter is expected to have higher efficiency compared with conventional TLDCs, especially in high-input applications.

B. ZCS of Secondary Switches

As proved in Fig. 3, all secondary switches can obtain ZCS independent of the load condition. S_{se2} is selected as an example. As shown in Fig. 3(a), S_{se2} is on at this stage. However, the current of S_{se2} is zero because of the reverse voltage applied to D_{o2} . As shown in Fig. 3(b), S_{se2} is switched off at zero current. Therefore, the switching loss of secondary switches can be minimized.

C. Turn Ratios and Ideal Output Characteristics

As discussed in Section II, the output is regulated by the phase angle among secondary switches and primary switches, and the turn ratios of the proposed converter should be designed according to the range of the input voltage. At maximum input voltage, the phase angle between S_1 and S_{se1} is zero; the primary side powers the load through T_{s2} . With the decrease in the input voltage, the phase angle between S_1 and S_{se1} is increase, and the primary side powers the load through both T_{s1} and T_{s2} . Hence, the turn ratios of proposed converter should be designed as

$$k_{T2} = \frac{V_{in,max}}{2V_o} \quad (12)$$

and

$$\frac{k_{T1}k_{T2}}{k_{T1} + k_{T2}} = \frac{V_{in,min}}{2V_o} \quad (13)$$

As for a converter with 600 to 800 V input and 300 V output (used in the prototype), k_{T2} can be decided by Equ. (12), and the value is 1.33; according to Equ. (13), $k_{T1}=4.03$.

During normal operation, the ideal relationship between the output voltage and the input voltage can be achieved by neglecting the effect of the leakage inductance, and V_o is

$$V_o = (1-D) \frac{V_{in}}{2k_{T2}} + D \left(\frac{V_{in}}{2k_{T2}} + \frac{V_{in}}{2k_{T1}} \right) \quad (14)$$

where D is the duty ratio of voltage level $V_{in}/2k_T$, and Equ. (14) can be further simplified as

$$V_o = \frac{V_{in}}{2k_{T2}} + D \frac{V_{in}}{2k_{T1}} \quad (15)$$

During soft start operation, the ideal relationship between output voltage and input voltage is

$$V_o = D \frac{V_{in}}{2k_{T2}} \quad (16)$$

where D is the duty ratio of voltage level $V_{in}/2k_{T2}$.

D. Reduced Output Inductance Value

The reduction of the output inductance with TL secondary rectified voltage waveform has been discussed in several works [17]–[21]. According to these references, if $V_{in,max}:V_{in,min}=2:1$, the required output inductance of the converters with TL secondary rectified voltage waveform is approximately one-third that of conventional converters with two-level secondary rectified voltage. Therefore, the volume of the output filter in the proposed converter can be reduced significantly.

E. Comparison

The proposed converter is compared with conventional diode-clamped TLDC and a TLDC with four primary switches in this part. The circuits of the converters for comparison are provided in Fig.9, and the detailed operation principle about these converters can be found in [1] and [21]. Table III illustrates the component number comparison among these converters, and the current and voltage rating of the primary components is provided in Table IV. Power loss comparison is listed in Table V.

As illustrated in Table III, the proposed converter and the converter in Fig. 9(a) have the minimum number of primary components. A small number of primary devices mean not only cheaper bill-of-material cost but also a simple and compact primary structure. As proved in Table IV, two flying capacitors in Fig. 9(b) sustain higher current stress. Hence, a high capacitance is required to minimize the voltage ripple applied on these capacitors. High VA rating and capacitance corresponds to a large volume of these capacitors.




Fig. 9. Converters for comparison: (a) diode-clamped TLDC in [1] and (b) TLDC in [21].

TABLE III

COMPONENT COMPARISON

Item	Proposed	Fig.9(a)	Fig.9(b)
Primary side device number			
Switches	4	4	4
Clamping diodes	2	2	2
Flying capacitors	0	0	2
Secondary side device number			
Rectifier diodes	6	4	4
Switches	2	0	0
Volume of transformers and filters(compared to [1])			
Transformer	1-1.5	1	1-1.5
Input filter	0.5	1	0.5
Output filter	0.3	1	0.3

TABLE IV

CURRENT AND VOLTAGE RATING OF PRIMARY COMPONENTS (PER UNIT) (VOLTAGE: V, CURRENT: I)

Item	Proposed		Fig.9(a)		Fig.9(b)	
	V	I	V	I	V	I
S ₁ and S ₄	0.5	2	0.5	2	0.5	1
S ₂ and S ₃	0.5	2	0.5	2	0.5	3
D _{cl1} and D _{cl2}	0.5	0.35	0.5	1.414	0.5	0.707
C _{fly}	None	None	None	None	0.25	2.8

As shown in Table IV, the current stress of the primary switches in Fig. 9(b) is extremely uneven. The current stress of S₃ and S₂ is approximately three times greater than that of S₁ and S₄. The uneven current stress distribution may cause several problems, i.e., selection of appropriate switches, current sharing among parallel connected components, and complexity of drive circuit and designing of heat sink. These problems are the drawback of the converter in Fig. 9(b). During normal operation, the current stress of D_{cl1} and D_{cl2} in the proposed converter is zero; according to Table IV, the current stress of D_{cl1} and D_{cl2} in the proposed converter is also smaller during a soft start operation. Thus, the required semiconductor area of D_{cl1} and D_{cl2} and corresponding heat sink of the proposed converter is smallest among the three converters. Furthermore, less current stress of D_{cl1} and D_{cl2} means a small reverse recovery problem; thus, the main

TABLE V

POWER LOSS DISTRIBUTION COMPARISON (PER UNIT)

Item	Proposed	Fig.9(a)	Fig.9(b)
Switching loss of primary side			
Switches	0.013	0.028	0.025
Conduction loss of primary side			
free-wheeling circling	N/A	0.0015	0.001
clamping diodes	N/A	0.001	0.001
Switching loss of secondary side			
Switches	0.001	N/A	N/A
rectifier diodes	0.012	0.012	0.012
Conduction loss of secondary side			
Switches	0.002	N/A	N/A
Output inductance	0.001	0.0015	0.001
Rectifier diodes	0.01	0.01	0.01

switches in the proposed converter can be kept safely in the safe operating area even during fast dynamic instant. As proved in [1] and [21], the primary current flows through clamping diodes during freewheeling stages. Thus, the clamping diodes and the main switches in Fig.9 are strongly recommended to be integrated into a power module by the producer to ensure safe operation. Although the producers of power electronics devices have provided some type-integrated diode-clamped TL power modules, the voltage and current ratings, selected range, cost, and the performance of these modules is still more unsatisfactory than that of widely used two-level HB power modules. Therefore, the proposed converter allows users to achieve high input DC-DC power conversion by easily available, cheap, and good-performance two-level power modules without sacrificing safety.

The VA rating of power transformers in Fig.9 (a) is smaller in variable input voltage and constant output voltage applications. When the input voltage range is 2:1, the total VA rating is approximately 0.67 times that of the other two converters [19]. However, in constant input voltage and variable output voltage applications, the three circuits have the same VA rating for the transformers. The output inductance of the converter in Fig.9 (a) is approximately three times that of other converters because the secondary rectified voltage is a two-level waveform. Furthermore, the volume of the input filter of the converter in Fig.9 (a) is also the largest among the three converters. Thus, the overall magnetic component volume of the proposed converter and the converter in Fig. 9 (b) is smaller than that of Fig.9 (a). As shown in Table III, the proposed converter has the maximum secondary power device number. The required semiconductor area of the secondary power devices in the proposed converter is also the highest.

The power loss comparison in Table V is estimated based on the parameters used in the prototype. The input voltage is 600V, and the output is 300V/40A. As shown in Table V, the proposed converter has the smallest primary power loss caused by the minimum switching loss and no freewheeling circulating conduction loss. For the secondary side, the power




Fig.10. Waveforms of the proposed converter: (a) $v_{CE}(S_1)$ and $v_{CE}(S_2)$; (b) $v_{CE}(S_1)$ and $v_{CE}(S_3)$; (c) v_{AB} and i_{Lk} ; (d) i_{Lo} and v_{rect} ; (e) $v_{GE}(S_1)$ and $v_{CE}(S_1)$; (f) $v_{GE}(S_4)$ and $v_{CE}(S_4)$; (g) $v_{DS}(S_{se1})$ and $i_{DS}(S_{se1})$; and (h) v_{AB} and i_{Lk} during soft start operation.

loss in the proposed converter is slightly higher because of the added secondary switches. However, the added switching loss is smaller because of the ZCS operation, and the added conduction loss is also smaller because of the smaller conduction resistance of the secondary switches. Therefore, the proposed converter will have higher efficiency among the three converters, particularly under light loads, high frequency, or high input operation.

IV. EXPERIMENTAL RESULTS

The performance of the proposed converter is verified by a 15 kW (300 V/50 A) prototype and the input voltage is varied from 600–800 V. The main parameters of the prototype are as follows: primary switches (IGBT), 75A/600 V; secondary switches (MOSFET), 61A/250V*4; rectifier diodes, 200A/1200V; $k_{T1}=4.03$; $k_{T2}=1.33$; $L_o=0.1$ mH; $C_o=1000$ μ F; and switching frequency, 20 kHz. To ensure safe ZVS for the primary switches, I_m is set as 60% of the maximum equivalent output current in the primary side $I_{o,max}/k_{T2}$. In the efficiency test, the converters in Fig. 9 are also tested for comparison, and these converters are designed on the same baseline.

As shown in Figs. 10(a) and 10(b), the off-state voltage of the primary switches in the proposed converter is even, and the midpoint voltage of the input capacitors is stable and equals $V_{in}/2$. As proven in Fig. 10(c), the voltage applied to the primary coil is $V_{in}/2$, and i_{Lk} is not a constant value because i_m is enlarged to help the ZVS of the primary switches. The added primary RMS current is smaller because i_m is not in phase with the load current. Thus, the added conduction loss is also smaller. The duty ratio of T_p is 100% and uncontrolled during the whole operation stages, which means no primary freewheeling circulating conduction loss




Fig. 11. Efficiency comparison: (a) variable output current, $V_{in}=600$ V; and (b) variable input voltage, $I_o=40$ A.

occurred. The secondary rectified voltage and i_{Lo} are provided in Fig. 10(d). As proven in Fig. 10(d), the secondary rectified voltage is a TL waveform, which can significantly reduce the volume of the output filter. The output voltage is adjusted by changing the time of $V_{in}/2k_{T1}$ in Fig. 10(d). The ZVS characteristics of the primary switches in the proposed converter are tested with 10% load current. The waveforms of the gate signals and the collector–emitter voltages of switches S_1 and S_4 are depicted in Figs. 10(e) and 10(f). In Fig. 10(e), the gate–emitter voltage of S_1 is much lower than the gate–emitter threshold voltage when the collector–emitter voltage of S_1 decreases to zero; thus, S_1 can obtain ZVS. As shown in Fig. 10(f), S_4 can also obtain ZVS in a wide load

range. The waveforms of the drain–source voltage and current of S_{se1} are shown in Fig. 10(g). As shown in the figure, S_{se1} can obtain ZCS. The primary voltage and current waveform during soft start operation is provided in Fig. 10(h).

Fig. 11(a) shows the efficiency comparison under different load currents with 600 V input voltage. The proposed converter has higher efficiency because all the switches can obtain ZVS in a wide load range. The efficiency comparison under different input voltages with 40 A output is provided in Fig. 11(b), and the efficiency curves of all the converters decrease the increase in input voltage. The decreasing slope of the proposed converter is smaller than that of others because the magnetizing inductance can provide more resonant energy. Thus, the proposed converter is more suitable for high-input applications.

V. CONCLUSION

A new four-primary-switch diode-clamped soft switching TLDC with full ZVS load range and TL secondary voltage waveform has been proposed. The operation principle and characteristics of the presented converter are discussed, and the experimental results are consistent with theoretical predictions. The improvements of the proposed converter include a simple and compact primary structure, TL secondary rectified voltage waveform, wide load range ZVS for all primary switches, and full output regulated range with soft switching operation. The proposed converter also has some disadvantages. The VA rating of the transformer is slightly larger than that of conventional TLDCs in variable input and constant output mode. The conduction loss of the primary coil is slightly higher because an air gap is inserted into the magnetic cores of the transformer. Finally, the secondary circuit is slightly complex.

REFERENCES

- [1] J. R. Pinheiro and I. Barbi, "The three-level ZVS PWM converter—A new concept in high-voltage DC-to-DC conversion," in *Proc. IEEE IECON*, pp. 173-178, 1992.
- [2] X. Ruan, B. Li, Q. Chen, S. Tan, and C. K. Tse, "Fundamental considerations of three-level DC–DC converters: Topologies, analyses, and control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, Vol. 55, No. 11, pp.3733-3743, Dec. 2008.
- [3] E. Deschamps and I. Barbi, "A comparison among three-level ZVS-PWM isolated DC-to-DC converters," in *Proc. IEEE IECON*, pp.1024-1029, 1998.
- [4] F. Canales, P. M. Barbosa, and F. C. Lee, "A zero-voltage and zero-current-switching three level DC/DC converter," *IEEE Trans. Power Electron.*, Vol. 17, No. 6, pp. 898-904, Nov. 2002.
- [5] E. Agostini and I. Barbi, "Three-phase three-level PWM DC-DC converter," *IEEE Trans. Power Electron.*, Vol. 26, No. 7, pp. 1847-1856, Jul. 2011.
- [6] F. Liu, G. Hu, and X. Ruan, "Three-phase three-level DC/DC converter for high input voltage and high-power applications adopting symmetrical duty cycle control," *IEEE Trans. Power Electronics*, Vol. 29, No. 1, pp. 56-65, Jan. 2014.
- [7] W. Li, Y. He, X. He, Y. Sun, F. Wang, and L. Ma, "Series asymmetrical half-bridge converters with voltage auto balance for high input-voltage applications," *IEEE Trans. Power Electron.*, Vol. 28, No. 8, pp. 3665-674, Aug. 2013.
- [8] W. Li, P. Li, H. Yang, and X. He, "Three-level forward-flyback phase-shift ZVS converter with integrated series-connected coupled inductor," *IEEE Trans. Power Electron.*, Vol. 27, No. 6, pp. 2846-2856, Jun. 2012.
- [9] S. Vighetti, J.-P. Ferrieux, and Y. Lembeye, "Optimization and design of a cascaded DC/DC converter devoted to grid-connected photovoltaic systems," *IEEE Trans. Power Electron.*, Vol. 27, No. 4, pp. 2018-2027, Apr. 2012.
- [10] E. Chu, X. Hou, H. Zhang, M. Wu, and X. Liu, "Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor," *IEEE Trans. Power Electron.*, Vol. 29, No. 3, pp. 1103-1117, Mar. 2014.
- [11] H. Wang, H. S.-H. Chung, and A. Ioinovici, "A new concept of high-voltage DC–DC conversion using asymmetric voltage distribution on the switch pairs and hybrid ZVS–ZCS scheme," *IEEE Trans. Power Electron.*, Vol. 27, No. 5, pp. 2242-2259, May 2012.
- [12] S. Yong and Y. Xu, "Wide range soft switching PWM three-level DC–DC converters suitable for industrial applications," *IEEE Trans. Power Electron.*, Vol. 29, No. 2, pp. 603-616, Feb. 2014.
- [13] I.-O. Lee and G.-W. Moon, "Analysis and design of a three-level LLC series resonant converter for high- and wide-input-voltage applications," *IEEE Trans. Power Electron.*, Vol. 27, No. 6, pp. 2966-2979, Jun. 2012.
- [14] F. Deng and Z. Chen, "Control of improved full-bridge three-level DC/DC converter for wind turbines in a DC grid," *IEEE Trans. Power Electron.*, Vol. 28, No. 1, pp. 314-324, Jan. 2013.
- [15] X. Yu, K. Jin, and Z. Liu, "Capacitor voltage control strategy for half-bridge three-level DC/DC converter," *IEEE Trans. Power Electron.*, Vol. 29, No. 4, pp. 1557-1561, Apr. 2014.
- [16] L. Shi, B. P. Baddipadiga, M. Ferdowsi and M. L. Crow, "Improving the dynamic response of a flying-capacitor three-level buck converter," *IEEE Trans. Power Electron.*, Vol. 28, No. 5, pp. 2356-2365, May 2013.
- [17] X. Ruan and B. Li, "Zero-voltage and zero-current-switching PWM hybrid full-bridge three-level converter," *IEEE Trans. Ind. Electron.*, Vol. 52, No. 1, pp. 213-220, Feb. 2005.
- [18] F. Liu, J. Yan and X. Ruan, "Zero-voltage and zero-current-switching PWM combined three-level DC/DC converter," *IEEE Trans. Ind. Electron.*, Vol. 57, No. 5, pp. 1644-1654, May 2010.
- [19] Y. Shi and X. Yang, "Zero-voltage switching PWM three-level full-bridge DC-DC converter with wide ZVS load range," *IEEE Trans. Power Electron.*, Vol. 28, No. 10, pp. 4511-4524, Oct. 2013.
- [20] Y. Shi and X. Yang, "Wide-range soft-switching PWM three-level combined DC–DC converter without added primary clamping devices," *IEEE Trans. Power Electron.*, Vol. 29, No. 11, pp. 4511-4524, Oct. 2014.
- [21] D.-Y. Kim, J.-K. Kim, and G.-W. Moon, "A three-level converter with reduced filter size using two transformers and flying capacitors," *IEEE Trans. Power Electron.*, Vol. 28, No. 1, pp. 46-53, Jan. 2013.



Yong Shi was born in Henan, China, in 1974. He received his M.Sc. and Ph.D. degrees in Electrical Engineering from Xi'an Jiaotong University, China, in 2002 and 2005, respectively. Since 2007, he has been a senior engineer with Xi'an Action Power Electrical Co. Ltd., Xi'an, and China. He has published more than 30 papers in journals and conferences on power electronics. His main research interests include soft-switching DC/DC converters, power factor correction converters, matrix converter, and multilevel converters.