# A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter 

Mahrous Ahmed ${ }^{\dagger, * *}$ and Essam Hendawi ${ }^{*, * * *}$<br>${ }^{\dagger},{ }^{*}$ Department of Electrical Engineering, Taif University, Saudi Arabia<br>**Department of Electrical Engineering, Aswan University, Aswan, Egypt<br>${ }^{* * *}$ Electronics Research Institute, Cairo, Egypt


#### Abstract

This paper presents a new single-phase asymmetrical cascaded multilevel DC-link inverter. The proposed inverter comprises two stages. The main stage of the inverter consists of multiple similar cells, each of which is a half-bridge inverter consisting of two switches and a single DC source. All cells are connected in a cascaded manner with a fixed neutral point. The DC source values are not made equal to increase the performance of the inverter. The second circuit is a folded cascaded H -bridge circuit operating at a line frequency. One of the main advantages of this proposed topology is that it is a modular type and can thus be extended to high stages without changing the configuration of the main stage circuit. Two control schemes, namely, low switching with selective harmonic elimination and sinusoidal pulse width modulation, are employed to validate the proposed topology. The detailed approach of each control scheme and switching pulses are discussed in detail. A 150W prototype of the proposed system is implemented in the laboratory to verify the validity of the proposed topology.


Key words: Cascaded multilevel inverter, DSPIC microcontroller, MLDC link inverter, SHE, SPWM

## I. Introduction

Multilevel inverters (MLIs) represent a significant advancement in the field of power electronics and have recently gained increasing attention because of their advantages over conventional two-level inverters. The most important features of MLI topologies include (a) their high voltage capability and (b) their output voltages that are very near the sinusoidal waveform with low total harmonic distortion (THD), which results in a small output filter. The most popular topologies used in MLIs are the neutral point clamped (NPC) inverters, flying capacitors inverters, and cascaded H-bridge (CHB) inverters [1]-[3].

CHB MLIs are divided into two main groups:(1) symmetric and (2) asymmetric. The symmetric structure of a CHB inverter uses equal and isolated DC voltage sources for each H-bridge cell. A CHB can generate up to the $2 \mathrm{n}+1$

[^0]level of the phase voltage depending on the modulation index (MI); here, " n " is the number of H-bridge inverters per phase. CHB DC sources are usually obtained from three-phase or single-phase diode-bridge rectifiers [3], [4], [5], [13]with the aid of transformers to provide electrical isolation. The construction processes for symmetrical and asymmetrical cascaded H-bridge inverters are almost similar, except that an asymmetrical CHB uses unequal and isolated DC voltage sources [6]. The most popular ratios for DC voltage sources are binary and tertiary ratios, which can generate up to $2^{(n+1)}-1$ and $3^{n}$ levels of phase voltages, respectively.

Another type of CHB is called the multilevel DC-link inverter. The first multilevel DC-link inverter was introduced in 2003 [7]. As described in [8]-[14], multilevel DC-link inverters have gained significant attention in the last decade. They have been implemented for both single phase and three phases, including in symmetric and asymmetric topologies. Each arm consists of " n " cells connected in series to generate only positive voltage steps of the arm voltage. The basic cell consists of a single DC source and two switches; one switch is connected in series to the DC source, whereas the other switch is connected in parallel to the DC source. Thus, a basic cell is similar to a half-bridge inverter, and it can
generate two voltage steps: 0 V and the DC source voltage. A single arm of " $n$ " cells can generate up to $n+1$ steps and $2^{n}$ steps for symmetric and asymmetric topologies, respectively. Therefore, asymmetric topologies offer more advantages than symmetric topologies do because asymmetric topologies reduce the number of switches and gate drive circuits. Generally, a single-phase inverter requires an extra full-bridge circuit known as a folded cascaded or polarity generation circuit [15], [16]. The final output voltage is synthesized by the combination of the input DC voltages of all series-connected units [11], [17]. This topology exhibits modular characteristics because all its units are similar and share the same control strategy. Therefore, defective units can be replaced or bypassed without discontinuing the load by modifying the control method [18], [19].

Several topologies with a fixed neutral point for their DC sources have been proposed and described in the literature. A single-phase MLI with four input sources is proposed in [20]; this topology comprises three DC sources with a fixed neutral point. In [15], Najafi et al. propose the so-called "reversing voltage" MLI topology, which also has a fixed neutral point for its DC sources. These proposed topologies can be considered as one feature of the MLDC link inverter because they comprise two stages: one for voltage level generation and another for polarity generation. Unfortunately, an asymmetrical source configuration (binary or tertiary) cannot be implemented for existing systems because all subtractive and additive combinations of input voltage levels cannot be synthesized.

The present study proposes a new asymmetrical single-phase multilevel topology inverter. This topology is an extension of the MLDC link inverter topology proposed in [7], but it does need to isolate its DC sources. The paper is organized as follows. Section II describes and explains the general block diagram, configuration, and operating principles of the proposed inverter. Section III presents the modulation techniques that can be employed and the generation of switch pulses. Serving as a reference for inverter validity, Section IV provides the PSIM-simulated results and laboratory measurements. These results are used to verify the performance of the proposed MLI, the analysis of which is presented in Section II. Finally, Section V summarizes the proposed inverter concepts presented in the paper.

## II. Operating Principles of Proposed Topology

Generally, single-phase hybrid multilevel topologies [7], [15], [21]-[23] generate output voltages using two cascaded circuits. The first circuit is called the level generation circuit, and it is responsible for level generating in positive polarity. This circuit normally requires high-frequency switches to


Fig. 1. General structure of the proposed single-phase asymmetrical cascaded inverter.
generate the required levels, and its switches should feature high switching frequency capability. The second circuit is called the polarity generation circuit (folded cascaded circuit), and it is responsible for generating the polarity of the output voltage. This polarity generation circuit is a simple single-phase H -bridge inverter that is considered as a low-frequency component operating at a line frequency.

Fig. 1 shows the general structure of the proposed hybrid single-phase multilevel inverter. It consists of two circuits, namely, the level generation and polarity generation circuits. The proposed topology offers two main advantages:(1) a high level switch ratio (LSR) [9] resulting from unequal DC voltage values reduces the number of components used; (2) the DC sources are always connected in series (with a common neutral point).The general structure of the level generation circuit is shown in Fig. 1. It consists of " $n$ " cells, each of which comprises a single DC source and two switches. The bottom and top cells are fixed cells with a DC source ratio of $1: 2$. The repeated cells in the middle are similar and show equal DC sources. Their value is three times the bottom DC source value. The ratio of the bottom DC source to the top one is $1: 2$ while each repeated cell has a DC value that is three times that of the bottom cell. The generation circuit comprises a total of " $\mathrm{N}_{\text {sw }}$ " switches, and it can generate arm voltage levels " $\mathrm{N}_{\mathrm{L}}$ " for $\mathrm{v}_{\mathrm{pN}}$. The load voltage after the polarity circuit is composed of voltage levels $\left(\mathrm{N}_{\mathrm{LP}}\right) . \mathrm{N}_{\mathrm{L}}$ and $\mathrm{N}_{\mathrm{sw}}$ can be evaluated using Equs. (1) and (2).

$$
\begin{equation*}
\mathrm{N}_{\mathrm{L}}=\mathrm{N}_{\mathrm{sw}}=2 \mathrm{n}+1 \tag{1}
\end{equation*}
$$

TABLE I
ON/OFF Switch Operations to Generate Seven-Level Arm Voltage vpN FOR $\mathrm{N}=3$

| State <br> no. | $V_{p N}$ | $S W_{1}$ | $S W_{2}$ | $S W_{3}$ | $S W_{4}$ | $S W_{5}$ | $S W_{6}$ | $S W_{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | ON | ON | ON | OFF | OFF | OFF | OFF |
| 2 | k | ON | ON | OFF | OFF | OFF | ON | ON |
| 3 | 2 k | OFF | ON | ON | ON | ON | OFF | OFF |
| 4 | 3 k | ON | OFF | ON | OFF | ON | ON | OFF |
| 5 | 4 k | ON | OFF | OFF | OFF | ON | ON | OFF |
| 6 | 5 k | OFF | OFF | ON | ON | OFF | ON | OFF |
| 7 | 6 k | OFF | OFF | OFF | ON | OFF | OFF | ON |


(a)

(b)

Fig. 2. (a) Proposed system configuration for $\mathrm{n}=3$. (b)Output load voltage $\mathrm{V}_{\mathrm{ab}}$

$$
\begin{equation*}
\mathrm{N}_{\mathrm{LP}}=2 \mathrm{~N}_{\mathrm{L}}-1=4 \mathrm{n}+1 \tag{2}
\end{equation*}
$$

For $\mathrm{n}=3$, the bus (phase arm) voltage and output load voltage can be calculated in terms of the switch signals from the following equations:

$$
\begin{gather*}
V_{P N}=V_{1} \overline{S W_{1}}+V_{2} \overline{S W_{2}}+V_{3} \overline{S W_{3}}  \tag{3}\\
\boldsymbol{V}_{\boldsymbol{a} \boldsymbol{b}}=\boldsymbol{V}_{\boldsymbol{P N}}\left(\boldsymbol{Q}_{\boldsymbol{1}}-\boldsymbol{Q}_{\mathbf{3}}\right) \tag{4}
\end{gather*}
$$

For simplicity, a three-cell ( $\mathrm{n}=3$ ) topology shown in Fig. 2(a) is tested, and its ON/OFF switch operation is given in Table I. This topology comprises seven switching states that can synthesize the 7 levels of the arm voltage $\mathrm{v}_{\mathrm{pN}}$ and the 13 levels for $\mathrm{V}_{\mathrm{ab}}$, as shown in Fig. 2 (b). The direction of the switches SW4-SW7 must be properly chosen to prevent short circuits in the DC sources. Therefore, the two upper switches
$\boldsymbol{S} \boldsymbol{W}_{\mathbf{4}}$ and $\boldsymbol{S} \boldsymbol{W}_{\mathbf{5}}$ are connected in the opposite direction to the two lower switches $\boldsymbol{S} \boldsymbol{W}_{\mathbf{6}}$ and $\boldsymbol{S} \boldsymbol{W}_{\mathbf{7}}$, respectively.

## III. Modulation Techniques for the Proposed MLI

The MLI modulation techniques are divided into two categories according to the switching frequency used to operate the inverter switches: (a) low-frequency modulation techniques and (b) pulse-width modulation (PWM) techniques. In this work, both modulation techniques are studied and employed to generate sinusoidal output voltage waveforms, as explained in the following subsections.

## A. Low-Frequency Modulation Techniques

Low-frequency modulation techniques are significant because they drastically reduce switching losses [24], [25]. Therefore, such techniques are considered and studied in detail. The three-cell arm inverter shown in Fig. 2 is considered to test the proposed single-phase MLI. The proposed inverter is simulated using a PSIM software package tool. In this method, the selective harmonic elimination (SHE) [3] technique is employed to eliminate the $3^{\text {rd }}, 5^{\text {th }}, 7^{\text {th }}, 9^{\text {th }}, 11^{\text {th }}$, and $13^{\text {th }}$ harmonic orders. Therefore, the harmonic contents of the output load waveform begin in the $15^{\text {th }}$ order. To this end, Fourier transforms for the well-known stepped waveform shown in Fig. 2(b) can be calculated in Equ. (5) as

$$
\begin{gather*}
V(\omega t)=\frac{4 k}{\pi} \sum_{n=1,3,5,7, \ldots}\left[\cos \left(m \theta_{1}\right)+\cos \left(m \theta_{2}\right)+\cdots+\right. \\
\left.\cos \left(m \theta_{l}\right)\right] \frac{\sin (m \omega t)}{m} \tag{5}
\end{gather*}
$$

wherekis the value of the stepped voltage or the lowest DC inverter voltage shown in Fig. 2 and $l^{\prime}$ is the number of steps. Based on(5), the normalized magnitudes of the Fourier coefficients are given in Equ. (6).
$H(m)=\frac{1}{m}\left[\cos \left(m \theta_{1}\right)+\cos \left(m \theta_{2}\right)+\cdots+\cos \left(m \theta_{l}\right)\right], m=$ $1,3,5,7, \ldots$

The studied case of the proposed topology shown in Fig. 2 comprises six steps $l=6$.T therefore, with the application of the SHE control technique, each step can cancel one harmonic order. Thus, the $3^{\text {rd }}, 5^{\text {th }}, 7^{\text {th }}, 9^{\text {th }}, 11^{\text {th }}$, and $13^{\text {th }}$ harmonic orders can be cancelled. This can be realized by equating the normalized values calculated from (6) to 0 . Then, the solution of the resultant set of nonlinear transcendental equations provides the following values.

$$
\begin{array}{r}
\theta_{1}=7.27^{\circ}, \quad \theta_{2}=14.94^{\circ}, \quad \theta_{3}=29.44^{\circ} \\
\theta_{4}=40.86^{\circ}, \\
\theta_{5}=59.61^{\circ}, \quad \theta_{6}=87.55^{\circ}
\end{array}
$$

Generating the switch pulses of SW1-SW7 involves six voltages $V_{1}-V_{6}$, which are compared with a single triangle waveform $V_{t r 1}$, as shown in Fig. 3(a). Six signals $c_{0}-$ $c_{5}$.are generated for this comparison. These six signals are utilized to generate the pulses of the switches. The voltages


Fig. 3. Generating of switch pulses using the SHE technique (two periods from 0 ms to 20 ms ). (a) Carrier and six constant voltages.(b) ON/OFF signals from top to bottom $\mathrm{c} 0, \mathrm{c} 1, \mathrm{c} 2, \mathrm{c} 3$, c4, c5.


Fig. 4. Simulated waveforms of $\mathrm{V}_{\mathrm{ab}}$ at different modulation indexes for the proposed inverter (voltage step of $\mathrm{V}_{\mathrm{ab}}=\mathrm{k}$ ).
$V_{1}-V_{6}$ are related to the above six angles $\theta_{1}-\theta_{6}$ as follows:
$V_{i}=\frac{1000 \theta_{i}}{2 \pi f}, \quad i=1,2, \ldots, 6$
where $\theta_{i}$ is in radian and $f$ is the load line frequency $(\mathrm{Hz})$.

(a) Six carriers and a single modulating signal.

(b) Signals from top to bottom: $\mathrm{cm} 1, \mathrm{~cm} 2, \mathrm{~cm} 3, \mathrm{~cm} 4, \mathrm{~cm} 5$, cm6.
Fig. 5. Generation of switch pulses using the SPWM technique.

The triangle carrier has a frequency of $2 f$ and an amplitude of 10 , as shown in Fig. 3(a). The pulses of the switches are calculated as follows:

$$
\begin{align*}
& S W_{1}=c_{2}-c_{1}+c_{5}-c_{4}+\overline{c_{5}} \\
& S W_{2}=c_{1}+c_{4} \\
& S W_{3}=c_{1}-c_{0}+c_{3}-c_{2}+c_{5}-c_{4} \\
& S W_{4}=c_{1}-c_{0}+c_{4}-c_{3}+\overline{c_{5}} \\
& S W_{5}=c_{1}-c_{2}+c_{4} \\
& S W_{6}=c_{2} \\
& \quad S W_{7}=c_{0}-c_{1}+c_{3}+c_{5}-c_{4} \tag{7}
\end{align*}
$$

where $(+)$ denotes the logic OR and $(-)$ is generated using the exclusive OR and normal AND gates. Therefore, this method generates switching signals in the same manner as that of the PWM technique without the need to use a lookup table, which requires data storage and extra memory. Fig. 4 shows the load output voltage for different modulation indexes.

## B. PWM Technique

This type of modulation technique is implemented by comparing sinusoidal and triangular waveform signals. The comparison produces the Boolean signals required to generate switch control pulses. Thus, the SPWM technique is applied for the proposed topology. It uses six carrier signals with equal amplitudes $\left(\mathrm{A}_{\mathrm{cr}}\right)$ but is shifted by a DC level that is equal to the carrier amplitude. These six carrier signals are compared with one rectified sinusoidal waveform with a peak value $\left(\mathrm{A}_{\mathrm{m}}\right)$ given by Equ. (8). The comparison is shown in Fig. 5(a), and the resulting Boolean output produces the main pulse signals cm1-cm6 shown in Fig. 5(b). After logical


Fig. 6. Simulated waveforms of $\mathrm{V}_{\mathrm{ab}}$ at different modulation indexes for the proposed inverter (voltage step of $\mathrm{V}_{\mathrm{ab}}=\mathrm{k}$ ).
processing on cm1-cm6, the switch pulses $S W_{1}-S W_{7}$ can be generated as specified in (9).

$$
\begin{equation*}
A_{m}=M I * 6 * A_{c r} \tag{8}
\end{equation*}
$$

$S W_{1}=\left(c m_{2} \cdot \overline{c m_{3}}\right)+c m_{5}$
$S W_{2}=\left(c m_{2} \cdot \overline{c m_{5}}\right)$
$S W_{3}=\left(c m_{1} \cdot \overline{c m_{2}}\right)+\left(\mathrm{cm}_{3} \cdot \overline{c m_{4}}\right)+\left(\mathrm{cm}_{5} \cdot \overline{\mathrm{~cm}} \mathbf{~}\right)$
$S W_{4}=\left(c m_{1} \cdot \overline{c m_{2}}\right)+\left(c m_{4} \cdot \overline{c m_{5}}\right)+c m_{6}$
$S W_{5}=\left(c m_{3} \cdot \overline{c m_{5}}\right)+\overline{c m_{2}}$
$S W_{6}=\overline{c m_{3}}$

$$
\begin{equation*}
S W_{7}=\overline{c m_{1}}+\left(c m_{2} \cdot \overline{c m_{4}}\right)+\left(c m_{5} \cdot \overline{c m_{6}}\right) \tag{9}
\end{equation*}
$$

where $(+)$ and $(\cdot)$ stand for the logic OR and logic AND, respectively. Fig. 6 shows the output voltage waveforms for different modulation indexes. The output voltage levels for this inverter with three cells can vary from 3 levels to 13levels, as shown in Fig. 6.

## IV. Simulation and Experimental Results

The proposed topology is simulated using the PSIM software package tools. A three-cell arm ( $\mathrm{n}=3$ ) shown in Fig. 2(a) is tested to validate the proposed system. However, the proposed topology can be extended to $n$ cells. Power supplies with 40,80 , and 120 V are selected to follow the ratio of $1: 2: 3$. A 2 kHz switching frequency is used in the case of the PWM control method. A single-phase RL load with $370 \Omega$ resistance and 0.6 H inductor is used.

A small-scale single-phase inverter with the same simulation parameters is built, tested experimentally, and then compared with the simulation results. The inexpensive


Fig. 7. Experimental setup of the proposed prototype.
dspic30F2010 microcontroller is utilized to generate the switching signals. The prototype setup of the proposed MLI is shown in Fig. 7. It includes three DC power supplies, switching devices, measurement tools, the dspic30F2010 controller, and the RL load.

First, the system is simulated with the low switching control technique with $\mathrm{A}_{\mathrm{m}}=5.8$. The SHE technique is subsequently employed to cancel lowest-order harmonics (i.e., $3^{\text {rd }}-, 5^{\text {th }}-, 7^{\text {th }}-, 9^{\text {th }}-, 11^{\text {th }}-$ and $13^{\text {th }}$-order harmonics). The output voltage and load current waveforms of the simulation and experimental results are shown in Figs. 8(a) and (b), respectively. The peak voltage is 240 V , and the peak current is approximately 0.5 A .

The harmonic contents start from the $15^{\text {th }}$ harmonic, as shown in Figs. 8(c) and (d), which provide the harmonic spectra of the output load voltages in the simulated and real-time implementation using DSPACE 1007. The THD of the load voltage is approximately $8.27 \%$, which meets the recently published results [3]. Fig. 9 shows the experimental results of the switch pulses for $S W_{1}-S W_{7}$, in addition to the switches of the H -bridge inverter.
The performance of the proposed single-phase MLI topology is tested using PWM for MI=0.95. Figs. 10(a) and (b) show the simulation and experimental results of the load voltage and load current, respectively, for the same system parameters. The peak voltage is 240 V , and the peak current $\cong$ 0.5 A in the simulation and experiment. The load voltage THD is shown in Fig. 10(c) using DSPACE 1007; the harmonics are centered on the switching frequency and its multiples. Fig. 11 shows the switching pulses for $S W_{1}-$ $S W_{7}$ switches and the switches of the full-bridge inverter. The simulation and experimental results show a good agreement.

The proposed three-cell topology is simulated using PWM to estimate the THD of the load voltage for a wide range of modulation indexes. The result is plotted in Fig. 12. The THD is reduced to approximately less than $10 \%$ of the modulation index near unity.
Table II compares the proposed system with other designs and control methods for the same number of cells per arm.


Fig. 8. (a) Simulation: load voltage, $100 \mathrm{~V} / \mathrm{div}$; load current, $1 \mathrm{~A} / \mathrm{div}$, time, $10 \mathrm{~ms} / \mathrm{div}$. (b) Experimental: load voltage, $100 \mathrm{~V} / \mathrm{div}$; load current, $0.5 \mathrm{~A} / \mathrm{div}$; time 5, ms/div. (c) Harmonic spectrum of the simulated load voltage. (d) Real-time implementation of the harmonic spectrum of the load voltage.

The comparison involves the number of switching devices, main power diodes, inverter levels, and LSR. The proposed topology shows the second highest level/switch (LSR) ratio among all the other designs. In addition, the proposed topology exhibits a significant advantage because of its fixed neutral point.

(a)

(b)

(c)

Fig. 9. Experimental results of switch pulses using the SHE control scheme ( $5 \mathrm{~ms} /$ div), (a) switch pulses $S W_{1}-S W_{4}$, (b) switch pulses $S W_{5}-S W_{7}$, (c) switch pulses $Q_{1}$ and $Q_{3}$.

(b)

(c)

Fig. 10. (a) Simulation: load output voltage and current for SPWM at $\mathrm{MI}=0.95$ ( $1 \mathrm{~A} /$ div, $\quad 100 \mathrm{~V} /$ div, $10 \mathrm{~ms} /$ div), (b) Experimental: load output voltage and current for SPWM at MI=0.95 ( $1 \mathrm{~A} /$ div, $100 \mathrm{~V} /$ div, $5 \mathrm{~ms} /$ div), and (c) Real-time implementation of the harmonic spectrum of the load voltage.

(a)

(b)

(c)

Fig. 11. Experimental results of switch pulses using(b) switch pulses $S W_{5}-S W_{7}, 2.5 \mathrm{~ms} /$ div; and(c) switch pulses $Q_{1}-Q_{3}$, $5 \mathrm{~ms} /$ div.

## V. Power Loss Analysis

Power losses and inverter efficiency are approximately evaluated. The conduction and switching losses for the switches, including their freewheeling diodes, are considered, whereas the losses of the gate drives and snubber circuits are neglected. The MOSFET IRF9640PBF is used as a power switch. On the basis of the MOSFET data sheet, the


Fig. 12. Modulation index versus load voltage THD.


Fig. 13. (a) Total conduction losses (dashed line for diodes and solid line for switches), (b) Total switching losses (dashed line for diodes and solid line for switches), and (c) percentage efficiency.
following equations are utilized to approximate the proposed inverter losses:
Switch conduction losses, $P_{\text {cond., } M}=\frac{1}{T} \int_{0}^{T} I_{M}^{2} R_{d s, o n} d t$
Diode conduction losses, $P_{\text {cond }, D}=\frac{1}{T} \int_{0}^{T} I_{D} V_{D F} d t$
Switch switching losses, $P_{S W, M}=\frac{1}{8 T} \int_{0}^{T} I_{M} V_{M, o f f} d t$

TABLE II
Comparison between the Proposed MLI Topology and Other Systems for the Same Number of Cells Per ARM

|  | Proposed <br> MLI <br> inverter <br> Topology | MLDC link inverter |  | Symmetric <br> [7], [14] | Asymmetric <br> $[8]$ | Ref[26] | Ref[15] | Ref[20] |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | Ref[3]

Diode switching losses, $P_{S W, M}=\frac{1}{4 T} \int_{0}^{T} Q_{r r} V_{D, o f f} d t$
where
$I_{M}=$ Switch conduction current
$I_{D}=$ Freewheeling diode forward current
$R_{d s, o n}=$ switch ON resistance calculated from the data sheet, $0.75 \Omega$ at $80^{\circ}$
$V_{D F}=$ Diode forward voltage calculated from the data sheet, 1.7 V
$V_{M F}=$ Switch blocking voltage
$V_{D F}=$ Diode blocking voltage
$Q_{r r}=$ Body diode reverse recovery charge from the data sheet, $3.6 \mu \mathrm{C}$
After calculating the total losses of the inverter, the efficiency is then calculated as follows:

$$
\% \eta=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {loss }}}
$$

The losses and efficiency of the proposed MLI are evaluated at about 150 W output power and a switching frequency ranging from 1 kHz to 5 kHz . Fig. 13(a) depicts the total conduction losses of both switches and their freewheeling diodes, which represent the dominant losses. Fig. 13(b) shows the total switching losses of both switches and their freewheeling diodes, which are very low in comparison with the conduction losses. This result is attributed to two main factors.(1) In an MLI, the switching of an individual switch or diode is lower than the switching frequency of the whole system.(2) The MOSFET used exhibits extremely low rise and fall times during switching. Fig. 13(c) provides the MLI efficiency under the considered light load. This efficiency changes slightly as the switching frequency varies.

## VI. CONCLUSION

A new single-phase asymmetrical MLI with non-isolated DC sources is proposed. The proposed inverter is composed of a
level generation circuit and a folded cascaded H-bridge circuit. The operational principles of the proposed inverter are explained in detail. Low switching and PWM control schemes are employed successfully. A generation of pulses and their equations are also provided along with the details of the two control schemes. The LSR of the proposed topology with up to three cells is approximately close to that of existing systems. In addition, the DC sources exhibit a fixed neutral point. The analysis, simulation, and experimental results are provided to validate the proposed system. A dspic30F2010 microcontroller is used to implement the control system and generate MLI switch signals.

## ACKNOWLEDGMENT

This research was supported by the Vice-President for Graduate Studies and Academic Research of Taif University. The research was carried out under Project No. 1-436-4367.

## REFERENCES

[1] A. Rahmati, M. Arasteh, S. Farhangi, and A. Abrishamifar "Flying capacitor DTC drive with reductions in common mode voltage and stator overvoltage," Journal of Power Electronics, Vol. 11, No. 4, pp. 512-519, Jul. 2011.
[2] N. Li, Y. Wang, W. Lei, R. Niu, and Z. Wang, "Novel carrier-based PWM strategy of a three-level NPC voltage source converter without low-frequency voltage oscillation in the neutral point," Journal of Power Electronics, Vol. 14, No. 3, pp. 531-540, May 2014.
[3] W. A. Halim, N. A. Rahim, and M. Azri, "Selective harmonic elimination for a single-phase 13-level TCHB based cascaded multilevel inverter using FPGA," Journal of Power Electronics, Vol. 14, No. 3, pp. 488-498, May 2014.
[4] J. Rodríguez, L. Morán, J. Pontt, J. L. Hernández, L. Silva, C. Silva, and P. Lezana, "High-voltage multilevel converter with regeneration capability," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 839-846, Aug. 2002.
[5] K. Corzine and Y. Familiant, "Anew cascaded multilevel H-bridge drive," IEEE Trans. Power Electron., Vol. 17, No. 1, pp. 125-131, Jan. 2002.
[6] S. Lu, S. Marieethoz, and K. A. Corzine, "Asymmetrical cascade multilevel converters with noninteger or dynamically changing dc voltage ratios: concepts and modulation techniques," IEEE Trans. Ind. Electron., Vol. 57, No. 7, pp. 2411-2418, Jul. 2010.
[7] G. J. Su, "Multilevel DC-link inverter," IEEE Trans. Ind. Electron., Vol. 41, No. 3, pp. 848-854, May/Jun. 2005.
[8] H. Belkamel, S. Mekhilef, A. Masaoud, and M. A. Naeim; "Novel three-phase asymmetrical cascaded multilevel voltage source inverter," IET Power Electron., Vol. 6, No. 8, pp. 1696-1706, Sep. 2013.
[9] M. M. Hassan, S. Mekhelif, and M. Ahmed, "Three-phase hybrid multilevel inverter with less power electronic components using space vector modulation," IET Power Electronics, Vol. 7, No. 5, pp. 1256-1265, May 2014.
[10] M. N. Booma and N. Sridhar, "Nine level cascaded H-bridge multilevel DC-link inverter," International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT), pp. 315-320, Mar. 2011.
[11] C. Kiruthika, T. Ambika, and R. Seyezhai, "Implementation of digital control strategy for asymmetric cascaded multilevel inverter," International Conference on Computing, Electronics and Electrical Technologies (ICCEET), pp. 295-300, Mar. 2012.
[12] M. N. A. Kadir, S. Mekhilef, and H. W. Ping, "Dual vector control strategy for a three-stage hybrid cascaded multilevel inverter," Journal of Power Electronics, Vol. 10, No. 2, pp. 155-164, Mar. 2010.
[13] A. L. Batschauer, S. A. Mussa, and M. L. Heldwein; "Three-phase hybrid multilevel inverter based on half-bridge modules," IEEE Trans. Ind. Electron., Vol. 59, No. 2, pp. 668-678, Feb. 2012.
[14] G. Waltrichand and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2605-2612, Aug. 2010.
[15] E. Najafi and A. H. M. Yatim, "Design and implementation of a new multilevel inverter topology," IEEE Trans. Ind. Electron., Vol. 59, No. 11, pp. 4148-4154, Nov. 2012.
[16] M. E. S. Ahmed, M. Orabi, and O. M. Abdelrahim, "Two stages micro grid inverter with high voltage gain for PV applications," IET Power Electron., Vol. 6, No. 9, pp. 1812-1821, Nov. 2013.
[17] J. Wen and K. M. Smedley, "Synthesis of multilevel converters based on single-and/or three-phase converter building blocks," IEEE Trans. Power Electron., Vol. 23, No. 3, pp. 1247-1256, May 2008.
[18] H. Iman-Eini, S. Farhangi, J. L. Schanen, and M. Khakbazan-Fard, "A fault-tolerant control strategy for cascaded H-bridge multilevel rectifiers," Journal of Power Electronics, Vol. 10, No. 1, pp.34-42, Jan. 2010.
[19] P. Lezana, R. Aguilera, and J. Rodriguez, "Fault detection on multicell converter based on output voltage frequency analysis," IEEE Trans. Ind. Electron., Vol. 56, No. 6, pp. 2275-2283, Jun. 2009.
[20] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," IEEE Trans. Ind. Electron., Vol. 59, No. 2, pp. 655-667, Feb. 2012.
[21] M. R. Subbamma, T. M. Prasad, and V. Madhusudhan, "Comparison of single-phase cascaded and multilevel dc
link inverter with pulse width modulation control methods," International Conference on Sustainable Energy and Intelligent Systems (SEISCON), pp. 229-235, Jul. 2011.
[22] M. A. Sayed, M. Ahmed, M. G. Elshaikh, and M. Orabi, "PWM control techniques for single-phase multilevel inverter based controlled DC cells," Journal of Power Electronics, Vol. 16, No. 2, pp. 498-511, Mar. 2016.
[23] E. Najafi and A. H. M. Yatim, "Design and implementation of a new multilevel inverter topology," IEEE Trans. Ind. Electron., Vol. 59, No. 11, pp. 4148-4154, Nov. 2012.
[24] B. Kaku, I. Miyashita, and S. Sone, "Switching loss minimised space vector PWM method for IGBT three-level inverter," IEE Proceedings - Electric Power Applications, Vol. 144, No. 3, pp. 182-192, May 1997.
[25] D. Andler, S. Kouro, M. Perez, J. Rodriguez, and B. Wu, "Switching loss analysis of modulation methods used in neutral point clamped converters," in IEEE Energy Conversion Congress and Exposition (ECCE), pp. 2565-2571, 2009.
[26] C. I. Odeh and D. B. N. Nnad, "Single-phase 9-level hybridised cascaded multilevel inverter," IET Power Electronics, Vol. 6, No. 3, pp. 468-477, Mar. 2013.


Mahrous Ahmed received his B.S. and M.Sc. degrees in Electrical Engineering from Assiut University, Assiut, Egypt, in 1996 and 2000, respectively, and his Ph.D. degree in Electrical Engineering from the University of Malaya, Kuala Lumpur, Malaysia, in 2007. Since 2007, he has been an Assistant Professor with the Aswan Faculty of Engineering, Aswan University, Aswan, Egypt. In 2008, he joined Aswan Power Electronics Applications Research Center. Since 2012, he has been an Associate Professor. Currently, he is an Assistant Professor at the Faculty of Engineering, Taif University, KSA. His research interests include power electronics, renewable energy systems, and power conversion systems.


Essam Hendawi was born in Egypt, Giza, in 1968. He received his B.S. degree in Electrical Power and Machines Engineering from the Faculty of Engineering, Cairo University, Egypt, in 1992;his M.S. degree in Electrical Power and Machines Engineering from the Faculty of Engineering, Cairo University, Egypt, in 1998; and his Ph.D. degree in Electrical Power and Machines Engineering from the Faculty of Engineering, Cairo University, Egypt, in 2009. He is a Researcher in the Electronics Research Institute (ERI), Egypt, and he is currently working as an Assistant Professor in the Electrical Engineering Department of Taif University, Saudi Arabia. His research interests include electrical machine drives, DC-AC inverters, DC-DC converters, and renewable energy conversion.


[^0]:    Manuscript received Nov. 3, 2015; accepted Feb. 20, 2016
    Recommended for publication by Associate Editor Kai Sun.
    ${ }^{\dagger}$ Corresponding Author: meahmed7@ieee.org
    Tel: +966-547896593, Taif University
    *Department of Electrical Engineering, Taif University, Saudi Arabia
    ${ }_{* * *}^{* *}$ Department of Electrical Engineering, Aswan University, Egypt
    ${ }^{* * *}$ Electronics Research Institute, Egypt

