JPE 16-5-12

http://dx.doi.org/10.6113/JPE.2016.16.5.1735 ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718

# An Interleaved Five-level Boost Converter with Voltage-Balance Control

Jianfei Chen<sup>†</sup>, Shiying Hou<sup>\*</sup>, Fujin Deng<sup>\*\*</sup>, Zhe Chen<sup>\*\*</sup>, and Jian Li<sup>\*</sup>

### **Abstract**

This paper proposes an interleaved five-level boost converter based on a switched-capacitor network. The operating principle of the converter under the CCM mode is analyzed. A high voltage gain, low component stress, small input current ripple, and self-balancing function for the capacitor voltages in the switched-capacitor networks are achieved. In addition, a three-loop control strategy including an outer voltage loop, an inner current loop and a voltage-balance loop has been researched to achieve good performances and voltage-balance effect. An experimental study has been done to verify the correctness and feasibility of the proposed converter and control strategy.

Key words: Five-level, boost, Switched-capacitor, Three-loop, Voltage-balance

### I. INTRODUCTION

It is well known that two-stage two-level energy conversion systems composed of a two-level dc-dc converter and a two-level dc-ac inverter, as shown in Fig. 1, are usually utilized in low-voltage applications of less than 1kV. When working on medium-voltage applications with 2.4kV or 3.3kV and megawatt capacity, the two-stage system may not be competent [1]-[3].

Over the past three years, a two-stage multilevel energy conversion system with a novel control method has been developed for wind power generation systems, which output medium-voltage levels [4]-[7]. As shown in Fig. 2, the two-stage multilevel energy conversion system is composed of a multilevel dc-dc converter and a multilevel dc-ac inverter. It can also be seen that they share the same dc link capacitors. Owing to the multilevel structure, the system can operate at relatively low switching frequencies and use fast low voltage devices. More importantly, the dc link capacitors can be controlled by the former multilevel dc-dc converter instead of the latter multilevel inverter, which simplifies the control scheme for the latter multilevel inverter. To achieve a small

size and a high power density, non-isolated multilevel dc-dc converters are better than isolated multilevel dc-dc converters. In addition, the presence of a high voltage gain and a small ripple are both welcome.

The authors of [8] proposed a multilevel boost converter (MBC) based on voltage multipliers, which has a high voltage gain and a self-balance function for capacitor voltages. In addition, this function can be advantageous for balancing the dc link capacitor voltages as shown in Fig. 2 [9, 10]. An interleaved multilevel boost converter based on a MBC is proposed to reduce input current ripple [11]. However, more components are necessary, which makes this a poor choice. New four-level and a five-level boost converters together with their corresponding modulation strategies have been proposed in [12]-[14]. However, the voltage gains of these converters are not high. Another possible solution is the application of a diode-capacitor voltage multiplier on classical non-isolated dc-dc converters [15]-[17]. These converters exhibit high voltage gains and low voltage stress. However, the input current ripple is very high since no interleaved schemes are adopted. Recently, switched-capacitor techniques have been researched and applied to medium-voltage and high-power dc-dc converters, and good performance has been achieved [18]-[20].

In the paper, a five-level boost converter based on a switched-capacitor technique is proposed. This paper is organized as follows: Section II introduces the operation

<sup>&</sup>lt;sup>†,\*</sup>School of Electrical Engineering, Chongqing University, Chongqing, China

<sup>\*\*</sup>Department of Energy Technology, Aalborg University, Aalborg, Denmark

Manuscript received Jan. 20, 2016; accepted Jun. 7, 2016

Recommended for publication by Associate Editor Liqiang Yuan.

<sup>&</sup>lt;sup>†</sup>Corresponding Author: cjf6221@gmail.com

Tel: +86-18883876496, Chongqing University

<sup>\*</sup>School of Electrical Engineering, Chongqing University, China

<sup>\*\*</sup>Department of Energy Technology, Aalborg University, Denmark




Fig.1 The two-stage two-level energy conversion system.




Fig.2 The two-stage multilevel energy conversion system.




Fig. 3. Multilevel boost converter.

principles of the converter under the CCM mode. A three-loop control strategy including an outer voltage loop, an inner current loop and a voltage-balance loop, is proposed to solve the neutral-point potential imbalance issue in Section III. Experimental verifications are presented in Section IV. Finally, some conclusion are drawn at the last section.

## II. THE PROPOSED CONVERTER

The three-level boost converter shown in Fig. 3(a) has been widely used in renewable generation applications. However, it cannot be used in high voltage applications since its output level is limited to three. The five-level boost converter shown in Fig. 3(b) was proposed in [14]. Since it can output five voltage levels, the voltage stresses across the components are smaller than those of the three-level boost converter. However, both converters show low voltage gains and the five-level boost converter has many switches with a complex voltage-balance control strategy since four capacitor voltages are sampled and controlled.

According to the above analysis, a five-level boost converter is proposed based on the switched-capacitor network in Fig. 4. The two switched-capacitor networks are labelled as switched-capacitor I and switched-capacitor II. The switches  $S_1$  and  $S_2$  are controlled by two different drive signals, which are phase-shift 180 degrees with the same duty




Fig. 4. The proposed five-level boost converter based on switched-capacitor network.




Fig. 5. Equivalent circuits. (a) Stage I. (b) Stage II. (c) Stage III. (d) Stage IV.

cycle d. Equivalent circuits of the converter are presented in Fig. 5 and typical waveforms are given in Fig. 6. To ensure balanced capacitor voltages, all of the capacitors have the same capacitance and two switches. In addition, all of the diodes have the same parameters.

Stage I: when  $S_1$  and  $S_2$  are both turned on,  $D_2$  and  $D_5$  are forwarded while  $D_1$ ,  $D_3$ ,  $D_4$  and  $D_6$  are reverse-biased, as shown in Fig. 5(a). During this period, the inductor L is charged by the input source  $U_{\rm in}$ . If  $U_{\rm C1}$  is smaller than  $U_{\rm C4}$ , then  $U_{\rm C4}$  clamps  $U_{\rm C1}$  through  $S_1$  and  $D_2$ . If  $U_{\rm C2}$  is smaller than  $U_{\rm C5}$ , then  $U_{\rm C5}$  clamps  $U_{\rm C2}$  through  $S_2$  and  $D_5$ . Therefore, the following expressions can be given:

$$u_I = U_{in} \tag{1}$$

$$U_{C1} = U_{C4} \tag{2}$$

$$U_{C2} = U_{C5} (3)$$

Stage II: when  $S_1$  is turned on while  $S_2$  is turned off,  $D_2$ ,  $D_4$ 




Fig. 6. Typical waveforms: (a) d>0.5; (b)  $d\leq0.5$ .

and  $D_6$  are forwarded while  $D_1$ ,  $D_3$  and  $D_5$  are reverse-biased, shown in Fig. 5(b). During this period,  $C_5$  is charged by L and  $U_{\rm in}$  through  $S_1$  and  $D_4$ . Additionally,  $U_{\rm C4}$  clamps  $U_{\rm C1}$  through  $S_1$  and  $D_2$ , which meets for (2).  $C_5$  and  $C_6$  are charged by  $U_{\rm in}$ , L and  $U_{\rm C2}$  through  $S_1$  and  $D_6$ . Thus, some expressions can be given:

$$u_L = U_{in} - U_{C5} \tag{4}$$

$$u_L = U_{in} + U_{C2} - U_{C5} - U_{C6} (5)$$

It can be derived from (4) and (5) that:

$$U_{C2} = U_{C6} \tag{6}$$

Stage III: when  $S_1$  is turned off while  $S_2$  is turned on,  $D_2$ ,  $D_4$  and  $D_6$  are reverse-biased while  $D_1$ ,  $D_3$  and  $D_5$  are forwarded, as shown in Fig. 5(c). During this period,  $C_4$  is charged by L and  $U_{\rm in}$  through  $S_2$  and  $D_1$ . In addition,  $U_{\rm C5}$  clamps  $U_{\rm C2}$  through  $S_2$  and  $D_5$ , which meets for (3).  $C_3$  and  $C_4$  are charged by  $U_{\rm in}$ , L and  $U_{\rm C1}$  through  $S_2$  and  $D_3$ . Thus, some expressions can be given:

$$u_L = U_{in} - U_{C4} \tag{7}$$

$$u_L = U_{in} + U_{C1} - U_{C3} - U_{C4} \tag{8}$$

It can be derived from (7) and (8) that:

$$U_{C1} = U_{C3} (9)$$

Stage IV: when  $S_1$  and  $S_2$  are both turned off,  $D_1$ ,  $D_3$ ,  $D_4$  and  $D_6$  are forwarded while  $D_2$  and  $D_5$  are reverse-biased, as shown in Fig. 5(d). During this period,  $C_3$  and  $C_4$  are connected in series to be charged by L and  $U_{\rm in}$  through  $D_1$  and  $D_4$ . In addition,  $C_3$ ,  $C_4$ ,  $C_5$  and  $C_6$  are charged by  $U_{\rm in}$ , L,  $U_{\rm C1}$  and  $U_{\rm C2}$  through  $D_3$  and  $D_6$ . Thus, there is:

$$u_L = U_{in} - U_{C4} - U_{C5} \tag{10}$$

$$u_{L} = U_{in} + U_{C1} + U_{C2} - U_{C3} - U_{C4} - U_{C4} - U_{C5}$$
 (11)

In all of these stages, the output voltage can be obtained by the accumulation of four capacitor voltages as follows:

$$U_{o} = U_{C3} + U_{C4} + U_{C5} + U_{C6} \tag{12}$$

When the duty cycle d is bigger than 0.5, the converter operates in the stages I, II, I and III; and when d is smaller than 0.5, it operates in the stages IV, II, IV and III. No matter what d is, the same output results can be achieved according to (1)-(12):

$$U_o = \frac{2}{1 - d} U_{in} \tag{13}$$

$$I_{L} = \frac{2}{1 - d} I_{o} \tag{14}$$

In addition, all of the capacitor voltages can be achieved:

$$U_{C1} = U_{C2} = U_{C3} = U_{C4} = U_{C5} = U_{C6} = \frac{1}{4}U_o$$
 (15)

### III. VOLTAGE-BALANCE CONTROL

As analyzed in Section II, the proposed converter has a self-balance function for some of the capacitor voltages due to the switched-capacitor technique.  $U_{\rm C1}$ ,  $U_{\rm C3}$  and  $U_{\rm C4}$  are self-balanced with one uniform voltage level, while  $U_{\rm C2}$ ,  $U_{\rm C5}$  and  $U_{\rm C6}$  are self-balanced with another uniform voltage level. To make the two different voltage levels balanced, a three-loop control strategy including an outer voltage loop, an inner current loop and a voltage-balance loop is proposed, as shown in Fig. 7.

The outer voltage loop is adopted to keep the output voltage stable and the inner current loop is adopted to improve the dynamic performance of the converter. More importantly, the voltage-balance loop is used to make the two different voltage levels balanced. That is to say, all of the capacitor voltages can be equalized by the voltage-balance loop. It should be noted that the two carrier signals  $C_{\rm al}$  and  $C_{\rm a2}$  in Fig. 7 are phase-shifted 180 degrees to implement the interleaved scheme for  $S_{\rm 1}$  and  $S_{\rm 2}$ .

 ${U_0}^*$  and  ${I_L}^*$  represents the reference output voltage and the reference inductor current, respectively. The goal of the outer voltage loop and the inner current loop is to get the duty cycle  $d_1$  of  $S_1$ . In addition, a difference duty cycle  $\Delta d$  is achieved through the PI controller by a difference voltage  $\Delta U$ . Then, the duty cycle  $d_2$  of  $S_2$  can be easily obtained as follows:

$$d_2 = d_1 + \Delta d \tag{16}$$

Two definitions are given as follows:

$$U_1 = U_{C3} + U_{C4} \tag{17}$$

$$U_2 = U_{C5} + U_{C6} \tag{18}$$

Therefore, the voltage-balance process is: when  $U_1$  is bigger than  $U_2$ ,  $\Delta d$  becomes negative, which makes  $d_2$  a little smaller than  $d_1$ . That is to say, the turn-on time of  $S_1$  is a little larger than that of  $S_2$ , which makes the charging time of  $C_5$  a little larger than that of  $C_4$ . Thus,  $U_2$  increases while  $U_1$  decreases. Finally  $U_2$  is equal to  $U_1$  after several switching periods. In addition, when  $U_1$  is smaller than  $U_2$ , the same result can be achieved based on a similar voltage-balance process. Since the output capacitor voltages are balanced, the




Fig. 7. Three-loop control strategy.

proposed five-level boost converter is a good choice to connect with five-level or three-level diode-clamped inverters.

## IV. PERFORMANCE ANALYSIS

### A. Performance

According to (13)-(15), it is clear that a high voltage gain and small capacitor voltages can be achieved with the proposed converter. In addition, it can be seen that the voltage stresses across all of the switches and diodes are equal to the capacitor voltages, which are just a quarter of the output voltage. Additionally, according to (2), (3), (6) and (9), it can be concluded that  $C_1$ ,  $C_3$  and  $C_4$  are balanced with a uniform voltage level and that  $C_2$ ,  $C_5$  and  $C_6$  are balanced with another uniform voltage level. The balanced process is called the self-balance function. In addition, the proposed converter is similar to a three-level boost converter. Thus,  $U_{\rm C4}$  is commonly not equal to  $U_{C5}$ , which makes the two uniform voltage levels different in practical applications. It behaves as the neutral-point potential imbalance issue. However, the two uniform voltage levels can be equalized with a simple voltage-balance loop, which has been presented in Section III.

Additionally, the inductor current ripple is:

$$\Delta i_{L} = \begin{cases} \frac{U_{in}}{2L} \frac{2d-1}{f_{s}} & d > 0.5\\ \frac{U_{in}}{2L} \frac{d(1-2d)}{(1-d)f_{s}} & d \leq 0.5 \end{cases}$$
(19)

### B. Condition for the CCM

The CCM occurs when the average inductor current is bigger than the peak inductor current ripple:

$$I_L > \frac{\Delta i_L}{2} \tag{20}$$

The integration of (13), (14) and (19) into (20) yields the following condition for the DCM operation mode when the duty cycle d is bigger than 0.5:

$$K > K_{crit}$$
 (21)

Where the dimensionless parameter K is defined as follows:

$$K = \frac{2Lf_s}{R} \tag{22}$$

In addition, the coefficient  $K_{crit}$  can be expressed as follows:

TABLE I COMPARISON ANALYSIS

Topology	L		D		G	$U_{ m vp}$	Ripple
Fig. 3(b)	1	4	4	4	1/(1-d)	$U_{\rm o}/4$	Small
Fig. 4	1	2	6	6	2/(1-d)	$U_{ m o}/4$	Small

$$K_{\text{crit}} = \begin{cases} \frac{(2d-1)(1-d)^2}{8} & d > 0.5\\ \frac{d(1-d)(1-2d)}{8} & d \le 0.5 \end{cases}$$
 (23)

When d is bigger than 0.5, the maximum value of  $K_{\rm crit}$  is 0.0046 at d=2/3. When d is smaller than 0.5, the maximum value of  $K_{\rm crit}$  is 0.012 at d =0.211. On the whole, the maximum value of  $K_{\rm crit}$  for the proposed converter should be:

$$(K_{\rm crit})_{\rm max} = 0.012$$
 (24)

Then, if it is necessary to let the proposed converter operate in the CCM mode, the result will be achieved based on (21) and (24) as follows:

$$\frac{2Lf_s}{R} > 0.012 \tag{25}$$

(25) can be further simplified as:

$$L > \frac{0.006R}{f_s} \tag{26}$$

(26) is an important guide to make the converter operate under the CCM mode.

# C. Comparative Analysis

The proposed five-level boost converter in Fig. 4 is similar to the five-level boost converter in Fig. 3(b). A comparative analysis between the two converters is listed in Table I. In this table, G represents the voltage gain and  $U_{\rm vp}$  represents the voltage stress.

According to Table I, although two more capacitors are added, the voltage gain increases from 1/(1-d) to 2/(1-d) with the same voltage stress and small input current ripple. Therefore, a low and wide input voltage range can be realized with the proposed converter. In addition, only two drive circuits are necessary for Fig. 4 since only two switches are necessary. However, four drive circuits are necessary for Fig. 3(b).

In addition, since the two switched-capacitor networks in Fig. 4 have the self-balance function for the capacitor voltages, only two capacitor voltages  $U_1$  and  $U_2$  should be sampled and controlled. On the whole, the neutral-point potential control strategy is easy to implement. However, for the five-level boost converter in Fig. 3(b), it is difficult to realize the neutral-point potential control strategy because four capacitor voltages  $U_{\rm C3}$ ,  $U_{\rm C4}$ ,  $U_{\rm C5}$  and  $U_{\rm C6}$  need to be sampled and controlled. In addition, when the capacitances of the four capacitors are different, it is more difficult to make them balanced.




Fig. 8. Experimental setup.

TABLE.II EXPERIMENTAL PARAMETERS

Components	Rated Values		
Input voltage $U_{\rm in}$	36V-100V		
Output voltage $U_{\rm o}$	300V		
Load R	400ohm		
Output power	225W		
Switching frequency $f_{\rm S}$	20kHz		
Inductor L	508uH		
Capacitors $C_1$ - $C_6$	470uF		

## V. EXPERIMENTAL VERIFICATION

In the experimental part, a prototype with a small output power, presented in Fig. 8, is built to verify the feasibility of the proposed converter. The experimental parameters are presented in Table II and the experimental study has been done under the CCM mode. According to (26), the inductance of L can be calculated as follows:

$$L > \frac{0.006R}{f_s} = \frac{0.006*400}{20000} = 120(uH)$$
 (27)

According to (27), if the inductance of L is bigger than 120uH, the converter operates under the CCM mode. In this paper, the inductance of L is selected to be about 508uH.

Key experimental waveforms of the converter under different input voltages are presented in Fig. 9, including waveforms of the driven signals, inductor current and output voltage. Voltage waveforms for all of the switches and diodes under an input voltage of 36V are presented in Fig. 10. In addition, dynamic experimental waveforms of the converter when the input voltage varies and the output voltage varies are presented in Fig. 11. Furthermore, the voltage-balance results are presented in Fig. 12. Meanwhile, the voltage-balance results when  $C_3$  and  $C_4$  are changed to 47uF while  $C_5$  and  $C_6$  are still 470uF are presented in Fig. 13. Finally, the conversion efficiency curves of the converter under different input voltages are also given in Fig. 14.

It should be noted that  $S_1$  and  $S_2$  are given to present the drive signals, and  $u_{S1}$  and  $u_{S2}$  are defined to describe the electric potential difference between the drain terminal and




Fig. 9. Key experimental waveforms: (a) $U_{\rm in}$ =36V; (b)  $U_{\rm in}$ =60V; (c)  $U_{\rm in}$ =80V; (d)  $U_{\rm in}$ =100V.

the source terminal of the switches  $S_1$  and  $S_2$ . In addition,  $u_{Di}$  (i=1, 2, 3, 4, 5, 6) are defined to describe the electric potential difference between the cathode terminal and the anode terminal of the diodes  $D_1$ - $D_6$ .

As can be seen from Fig. 9, the output voltage is stable at 300V under different input voltages. The input current is continuous with a small current ripple, and the ripple frequency 40kHz is two times the switching frequency 20kHz. Moreover, when the input voltage is 80V, the duty cycles of  $S_1$  and  $S_2$  are both about 0.50, which makes the input current ripple nearly equal to zero. This can be verified by Fig. 9(c). More importantly, it is clear from Fig. 10 that the voltage




Fig. 10. Voltage waveforms of the switches and diodes under the input voltage 36V: (a)  $u_{S1}$ ,  $u_{D1}$ ,  $u_{D2}$ ,  $u_{D3}$ ; (b)  $u_{S2}$ ,  $u_{D4}$ ,  $u_{D5}$ ,  $u_{D6}$ ; (c)  $U_{C1}$ ,  $U_{C3}$ ,  $U_{C4}$ ; (d)  $U_{C2}$ ,  $U_{C5}$ ,  $U_{C6}$ .

stresses for all of the switches, diodes and capacitors in the converter are about 75V, which is only a quarter of the output voltage 300V. It should be noted that the six capacitors  $C_1$ - $C_6$  in the converter have nearly the same capacitor voltage. However, some voltage differences exist due to the voltage drops of the devices.

On the other hand, the converter can still output a stable voltage when the input voltage varies suddenly, as shown in Fig. 11(a). In addition, the input average current varies to make the converter achieve a steady output power. In Fig.




Fig. 11. Dynamic waveforms. (a) The input voltage increases from 36V to 59V and then decreases to 41V. (b) The output referring voltage increases from 100V to 300V and then decreases to 100V.




Fig. 12. Waveforms of the output capacitor voltages under the input voltage 36V. (a) Without voltage-balance control. (b) With voltage-balance control.

11(b), the output voltage increases and then decreases according to variations of the referring output voltage. In addition, the duty cycles and the average input current change like the output voltage, since the load is invariant. Fig. 12 shows that the capacitor voltages of  $C_1$ ,  $C_2$ ,  $C_3$ ,  $C_4$ ,  $C_5$  and  $C_6$  can be nearly equalized with a uniform voltage level when the voltage-balance loop is considered in the closed-loop control strategy. In Fig. 13, when  $C_3$  and  $C_4$  are changed to 47uF, the voltages of  $C_3$  and  $C_4$  are about 15V, while the voltages of  $C_5$  and  $C_6$  are about 135V. However, when the voltage-balance loop is added, they are all balanced with the




Fig. 13. Voltage-balance process under different input voltages.




Fig. 14. Conversion efficiency curve.

same voltage level 75V.

All of these experimental results basically match with the theoretical analysis in section II and III, which demonstrates that the proposed converter is feasible. In addition, it can be seen from Fig.14 that the maximum conversion efficiency of the proposed converter is 89.9% with a 36V input voltage, 92.6% with a 60V input voltage, and 93.8% with both 80V and 100V input voltages. Furthermore, it is not difficult to conclude from Fig.14 that the larger the input voltage is, the larger the conversion efficiency becomes. This is due to the fact that when the input voltage is very low, a very high input current is produced to make the converter achieve a stable output power. However, a high input current increases the losses of the inductor, the switches and the diodes due to the presence of parasitic resistance, forward voltage drops and other non-idealities.

# VI. CONCLUSION

This paper introduces a five-level boost converter, which can increase the input voltage to a high voltage level, attain a low component voltage stress, and achieve a small input current ripple. The operating principle of the converter under the CCM mode and the performances are analyzed. A three-loop control strategy has been presented to solve the neutral-point potential imbalance issue. In addition to good stable and dynamic performances, the capacitor voltages can

be easily balanced due to the self-balance function of the two switched-capacitor networks and the voltage-balance loop. Finally, experimental results verify the correctness and feasibility of the proposed converter and control strategy.

### REFERENCES

- [1] X. Yuan, J. Chai, and Y. Li, "A Transformer-less high-power converter for large permanent magnet wind generator systems," *IEEE Trans. Sustain. Energy*, Vol. 3, No. 3, pp. 318-329, Jul. 2012.
- [2] X. Yuan, "A set of multilevel modular medium-voltage high power converters for 10-MW wind turbines," *IEEE Trans. Sustain. Energy*, Vol. 5, No. 2, pp. 524-534, Apr. 2014.
- [3] V. Yaramasu, B. Wu, P. C. Sen, S. Kouro, and M. Narimani, "High-power wind energy conversion systems: State-of-the-art and emerging technologies," *Proc. IEEE*, Vol. 103, No. 5, pp. 740-788, May 2015.
- [4] V. Yaramasu and B. Wu, "Predictive control of a three-level boost converter and an NPC inverter for high-power PMSG-based medium voltage wind energy conversion systems," *IEEE Trans. Power Electron.*, Vol. 29, No. 10, pp. 5308-5322, Oct. 2014.
- [5] V. Yaramasu, B. Wu, M. Rivera, and J. Rodriguez, "A new power conversion system for megawatt PMSG wind turbines using four-level converters and a simple control scheme based on two-step model predictive strategy-part I: Modeling and theoretical analysis," *IEEE J. Emerg. Sel. Top. Power Electron.*, Vol. 2, No. 1, pp. 3-13, Mar. 2014.
- [6] V. Yaramasu, B. Wu, M. Rivera, and J. Rodriguez, "A new power conversion system for megawatt PMSG wind turbines using four-level converters and a simple control scheme based on two-step model predictive strategy-part ii: simulation and experimental analysis," *IEEE J. Emerg. Sel. Top. Power Electron.*, Vol. 2, No. 1, pp. 14-25, Mar. 2014.
- [7] C. Xia, X. Gu, T. Shi, and Y. Yan, "Neutral-point potential balancing of three-level inverters in direct-driven wind energy conversion system," *IEEE Trans. Energy Convers.*, Vol. 26, No. 1, pp. 18-29, Mar. 2011.
- [8] J. C. Rosas-Caro, J. M. Ramirez, F. Z. Peng, and A. Valderrabano, "A DC-DC multilevel boost converter," *IET Power Electron.*, Vol. 3, No. 1, pp. 129-137, Jan. 2010.
- [9] J. Zhao, Y. Han, X. He, C. Tan, J. Cheng, and R. Zhao, "Multilevel circuit topologies based on the switched-capacitor converter and diode-clamped converter," *IEEE Trans. Power Electron.*, Vol. 26, No. 8, pp. 2127-2136, 2011
- [10] Z. Shu, X. He, Z. Wang, D. Qiu, and Y. Jing, "Voltage balancing approaches for diode-clamped multilevel converters using auxiliary capacitor-based circuits," *IEEE Trans. Power Electron.*, Vol. 28, No. 5, pp. 2111-2124, May 2013.
- [11] J. E. Valdez-Reséndiz, A. Claudio-Sanchez, G. V. Guerrero-Ramirez, A. Tapia-Hernandez, A. N. Higuera Juarez, and A. R. Lopez Nunez, "Voltage balancing in an interleaved high gain boost converter," in *Energy Conversion Congress and Exposition (ECCE)*, pp. 988-992, 2014.
- [12] K. A. Corzine and S. K. Majeethia, "Analysis of a novel four-level DC/DC boost converter," *IEEE Trans. Ind. Appl.*, Vol. 36, No. 5, pp. 1342-1350, Sep./Oct. 2000.
- [13] R. Stala, "The switch-mode flying-capacitor DC-DC converters with improved natural balancing," *IEEE Trans.*

- Ind. Electron., Vol. 57, No. 4, pp. 1369-1382, Apr. 2010.
- [14] G. Butti and J. Biela, "Novel high efficiency multilevel DC-DC boost converter topologies and modulation strategies," in *Power Electronics and Applications*, pp. 1-10, 2011
- [15] B. Axelrod, Y. Berkovich, A. Shenkman, and G. Golan, "Diode-capacitor voltage multipliers combined with boost-converters: topologies and characteristics," *IET Power Electron.*, Vol. 5, No. 6, pp. 873-884, Jul. 2012.
- [16] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, Vol. 23, No. 2, pp. 871-887, Mar. 2008.
- [17] S. Hou, J. Chen, T. Sun, and X. Bi, "Multi-input step-up converters based on the switched-diode-capacitor voltage accumulator," *IEEE Trans. Power Electron.*, Vol. 31, No. 1, pp. 381-393, Jan. 2016.
- [18] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "Novel high step-up DC-DC converter with coupled-inductor and switched-capacitor techniques," *IEEE Trans. Ind. Electron.*, Vol. 59, No. 2, pp. 998-1007, Feb. 2012.
- [19] A. Parastar, Y. C. Kang, and J. K. Seok, "Multilevel modular DC/DC power converter for high-voltage DC-connected offshore wind energy applications," *IEEE Trans. Ind. Electron.*, Vol. 62, No. 5, pp. 2879-2890, May 2015.
- [20] W. Chen, A. Q. Huang, C. Li, G. Wang, and W. Gu, "Analysis and comparison of medium voltage high power DC/DC converters for offshore wind energy systems," *IEEE Trans. Power Electron.*, Vol. 28, No. 4, pp. 2014-2023, Apr. 2013.



**Jianfei Chen** was born in China, in 1987. He received his B.S. degree from the Department of Electronic Information, Science, and Technology, Chongqing Normal University, Chongqing, China, in 2011. He is presently working towards his combined M.S. and Ph.D. degrees in the School of Electrical Engineering, Chongqing

University, Chongqing, China. From January 2015 to March 2016, he served as a guest Ph.D. student in Department of Energy Technology, Aalborg University, Aalborg, Denmark. His current research interests include multilevel dc-dc converters and multilevel dc-ac converters.



Shiying Hou was born in China, in 1962. She received her B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, Chongqing University, Chongqing, China, in 1982, 1999, and 2008, respectively. She is presently working as a Professor in the Department of Electrical Engineering, Chongqing University. Her

current research interests include control theory and its applications, power electronic technology in power systems, and renewable energy grid-generation.



**Fujin Deng** received his B.S. degree in Electrical Engineering from the China University of Mining and Technology, Jiangsu, China, in 2005; his M.S. degree in Electrical Engineering from Shanghai Jiao Tong University, Shanghai, China, in 2008; and his Ph.D. degree in Energy Technology from the Department of Energy Technology,

Aalborg University, Aalborg, Denmark, in 2012. From 2013 to 2015, he was a Postdoctoral Researcher in the Department of Energy Technology, Aalborg University. He is presently working as an Assistant Professor in the Department of Energy Technology, Aalborg University. His current research interests include wind power generation, multilevel converters, DC grids, high-voltage direct-current (HVDC) technology, and offshore wind farm-power system dynamics.



Zhe Chen received his B.S. and M.S. degrees from Northeast China Institute of Electric Power Engineering, Jilin, China; and his Ph.D. degree from the University of Durham, Durham, England, U.K. He is presently working as a Full Professor in the Department of Energy Technology, Aalborg University, Aalborg, Denmark, where he is

the Leader of the Wind Power System Research Program. He is the Danish Principle Investigator of Wind Energy at the Sino-Danish Centre for Education and Research. His current research interests include power systems, power electronics, electric machines, wind energy, and modern power systems. He has authored or coauthored more than 320 publications in his field. Dr. Chen is an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS (Renewable Energy), a Fellow of the Institution of Engineering and Technology, London, England, U.K., and a Chartered Engineer in the U.K.



**Jian Li** (M'05-SM'11) received the M.S. and Ph.D. degrees in electrical engineering in 1997 and 2001, respectively from Chongqing University, Chongqing, China. He is currently a professor and the Associate Dean of School of Electrical Engineering at Chongqing University. His major research interests include online condition monitoring

and fault diagnosis of HV equipment, environment- friendly insulation materials and nano dielectrics. He is an author and co-author of more than 80 journal papers and 60 papers published in proceedings of international conferences.