# A KY Converter Integrated with a SR Boost Converter and a Coupled Inductor 

Kuo-Ing $\mathrm{Hwu}^{\dagger}$ and Wen-Zhuang Jiang ${ }^{*}$<br>${ }^{\dagger},{ }^{*}$ Department of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan


#### Abstract

A KY converter integrated with a conventional synchronously rectified (SR) boost converter and a coupled inductor is presented in this paper. This improved KY converter has the following advantages: 1) the two converters use common switches; 2) the voltage gain of the KY converter can be improved due to the integration of a boost converter and a coupled inductor; 3) the leakage inductance of the coupled inductor is utilized to achieve zero voltage switching (ZVS); 4) the current stress on the charge pump capacitors and the decreasing rate of the diode current can be limited due to the use of the coupled inductor; and 5) the output current is non-pulsating. Moreover, the active switches are driven by using one half-bridge gate driver. Thus, no isolated driver is needed. Finally, the operating principle and analysis of the proposed converter are given to verify the effectiveness of the proposed converter.


Key words: Coupled inductor, KY converter, Voltage gain, Zero voltage switching

## I. INTRODUCTION

Recently, renewable energy devices including fuel cells, photovoltaic (PV) panels, and so on, have become important issues. These devices can transform clean energy into electricity [1]-[5]. Moreover, the thermoelectric generator is another renewable energy device, which can convert heat energy into electricity. However, the output voltage of a thermoelectric generator is highly dependent on the temperature difference between the hot side and the cold side. Therefore, in order to harvest the electricity generated from a thermoelectric generator, a dc-dc converter with a high voltage gain is required to stably step up the low voltage to a high voltage [6]-[9]. Generally, the traditional boost converter is used in voltage-boosting applications due to its low component count and simple structure. However, the voltage gain of the traditional boost converter drops as the duty cycle approaches one. Moreover, in this circuit, the voltages stresses on the switch and diode are equal to the output voltage. Hence, a switch with a high on-resistance and a diode with a high forward-biased voltage are required, which results in severe conduction losses and severe diode

[^0]reverse recovery losses [10].
To overcome the intrinsic problems of the traditional boost converter, many non-isolated step-up converters have been presented. These voltage-boosting techniques include coupled inductors [11]-[15], switched capacitors [16]-[24], cascaded structures [25], [26], a voltage multiplier [27], and so on. In [11], a non-isolated step-up converter based on a flyback converter is presented to achieve a high voltage gain. In this converter, the leakage energy of the coupled inductor can be recycled to the output load. However, its voltage gain is just slightly higher than that of the traditional flyback converter, the voltage spike of the switch is still high due to the diode's turn-on delay, and the current spike in the primary side of the coupled inductor is high due to the reverse recovery current of the diode. In [12], in order to achieve a high voltage gain, a coupled inductor combined with four diode-capacitor cells is utilized. Moreover, due to the leakage inductance of the coupled inductor, the reverse-recovery current of the diodes can be alleviated. However, the output current is pulsating, and the output terminal has two capacitors connected in series, which makes the design more complicated. In [13], a non-isolated step-up converter based on a flyback converter is presented. The converter can recycle leakage inductance energy without any extra active clamps. However, the output voltage is inverting, and the output current is pulsating. In [14], a converter based on a switched charge pump and a coupled inductor is presented. Although the converter can
realize a high output voltage, it needs an additional snubber to recycle the leakage energy, and its charge pump capacitor and diode suffer from high current stresses. In [15], two voltage-boosting converters with hybrid energy pumping are presented. The converters use two charge pumps and one energy stored inductor to step-up the output voltage. However, the charging currents flowing through the charge pump capacitors are high. Thus, they are only suitable for low power applications. Moreover, the voltage gain can only be determined by the duty cycle, which is limited. In [16], a simple step-up converter is presented. Although there is no coupled inductor in the converter, too many diodes and active switches are used. In [17], a transformerless step-up converter is presented. This converter uses a boost converter and some switched capacitors to improve the output voltage. However, it contains too many switches, which leads to complexity of the circuit. In [18], a step-up converter, called a KY converter is presented. This converter features a continuous output current and a simple structure. However, the voltage gain is not high enough and it can only be determined by the duty cycle. As a result, some converters that combine KY and buck converters, or KY and buck-boost converters, are presented [19]-[21]. Moreover, in [22] and [23], two KY converters with soft-switching techniques are presented. However, the voltage gains are still low, and KY converters with soft-switching techniques have low efficiency at light loads. In [24], two boost converters are connected to achieve a high output voltage. However, there are too many switches, some of which need floating gate drivers instead of half-bridge gate drivers. In [25], a soft-switching step-up converter, using an auxiliary circuit with zero voltage switching (ZVS), is presented. Although the converter can achieve a high output voltage, the output current is pulsating, which makes the output voltage ripple relatively large. In [26], a single switch buck-boost converter is presented. Although its voltage gain is higher than that of KY converters, the output terminal is floating and its switch needs an isolated gate driver. The output current is also pulsating.

In [27], a step-up converter, combing a KY converter [18], a conventional synchronously rectified (SR) buck-boost converter and a coupled inductor, is presented. Compared with the KY converter, the voltage gain can be further improved by tuning the turns ratio. However, the MOSFET switches cannot realize ZVS.

Based on the preceding discussion, an improved KY converter modified from the converter in [27] is presented. By changing the connection of the capacitor $C_{1}$, the proposed converter can realize ZVS. This improved KY converter has the following merits: 1) the two converters use common switches; 2) the voltage gain of the KY converter can be improved due to the integration of a boost converter and a coupled inductor; 3) the leakage inductance of the coupled inductor is utilized to achieve ZVS; 4) the current stress on


Fig. 1. Proposed modified KY converter.
the charge pump capacitors and the decrease rate of the diode current can be limited due to the use of the coupled inductor; and 5) the output current is non-pulsating. Moreover, the active switches are driven by using one half-bridge gate driver. Thus, no isolated driver is required.

## II. CONVERTER CONFIGURATION

Fig. 1 shows the proposed converter. It contains two MOSFET switches $S_{1}$ and $S_{2}$, one coupled inductor composed of a primary winding with $N_{p}$ turns and a secondary winding with $N_{s}$ turns, a magnetizing inductor $L_{m}$ connected in parallel with $N_{p}$ and one leakage inductor $L_{l k}$, two charge pump capacitors $C_{1}$ and $C_{2}$, one diode $D_{1}$, one output inductor $L_{o}$ and one output capacitor $C_{o}$. In addition, the input voltage is denoted by $V_{i}$, the output voltage is signified by $V_{o}$, and the output resistor is represented by $R_{L}$.

## III. BAsIC Operating Principle

In order to simplify the circuit analysis of the proposed converter, there are some assumptions to be made as follows.

1) The proposed converter operates in the positive current region.
2) The MOSFET switches and diodes are assumed to be ideal components except that there are intrinsic capacitors and diodes across the MOSFETs.
3) The values for all of the capacitors are large enough that the voltages across them are almost kept constant at some values.
The following analysis contains the operating principle, the voltage gain, the boundary conditions for the magnetizing inductor and output inductor, and a performance comparison. In the proposed converter, there are 12 operating states, which are described as follows. Fig. 2 shows the illustrated waveforms over one switching period.

## A. Operating Principle

1) State $1\left[t_{0}, t_{1}\right]$ : During this subinterval, as shown in Fig. 3(a), $S_{1}$ is turned off, while $S_{2}$ is turned on. The currents $i_{N p}$ and $i_{N s}$ are zero and the diode $D_{1}$ is reverse-biased. Meanwhile, the input voltage is imposed on the magnetizing inductor $L_{m}$ and leakage inductor $L_{l k}$, which magnetizes $L_{m}$ and $L_{l k}$. Moreover, the capacitor $C_{2}$ and output inductor $L_{o}$ provide energy to the load. This state ends when $S_{2}$ is turned off at $t=t_{1}$.

$$
\begin{align*}
i_{l k}= & i_{L m}=i_{S 2}+\left(-i_{C 2}\right)  \tag{1}\\
& -i_{C 2}=i_{L o}  \tag{2}\\
\frac{d i_{l k}}{d t} & =\frac{d i_{L m}}{d t}=\frac{V_{i}}{L_{l k}+L_{m}} \tag{3}
\end{align*}
$$

2) State $2\left[t_{1}, t_{2}\right]$ : During this subinterval, as shown in Fig. 3(b), $S_{1}$ stays turned off, while $S_{2}$ is turned off. During this dead time period, the capacitor $C_{S 1}$ is discharged, and the capacitor $C_{S 2}$ is charged. Therefore, the voltage $v_{d s 1}$ decreases, and the voltage $v_{d s 2}$ is increases. Since $D_{1}$ is still reverse-biased, the capacitor $C_{2}$ and the output inductor $L_{o}$ continuously provide energy to the load. Once $v_{d s 1}$ reaches zero, this state ends at $t=t_{2}$.

$$
\begin{gather*}
i_{l k}=i_{L m}=i_{S 2}+\left(-i_{S 1}\right)+\left(-i_{C 2}\right)  \tag{4}\\
-i_{C 2}=i_{L o}  \tag{5}\\
-i_{S 1}=i_{C 1} \tag{6}
\end{gather*}
$$

3) State $3\left[t_{2}, t_{3}\right]$ : During this subinterval, as shown in Fig. 3(c), since $v_{d s 1}$ falls to zero at $t=t_{2}, S_{1}$ can be turned on with ZVS. However, $S_{2}$ is turned off. Meanwhile, $C_{2}$ is continuously discharged, and $i_{L o}$ starts to increase. Once $i_{C 2}$ becomes smaller than $i_{L o}$, the diode $D_{1}$ is forward-biased and $i_{N s}$ starts to increase. As soon as $i_{C 2}$ reaches zero, this mode ends at $t=t_{3}$.

$$
\begin{gather*}
i_{l k}=i_{L m}-i_{N p}=-i_{S 1}-i_{C 2}  \tag{7}\\
-i_{S 1}=i_{C 1}+i_{N s}  \tag{8}\\
i_{L o}=i_{N s}+\left(-i_{C 2}\right) \tag{9}
\end{gather*}
$$

4) State $4\left[t_{3}, t_{4}\right]$ : During this subinterval, as shown in Fig. 3(d), $S_{1}$ remains turned on, and $S_{2}$ remains turned off. The only difference between the previous state and this state is that the current flowing through $C_{2}, i_{C 2}$, changes direction, which means that $C_{2}$ is being charged. This state ends when $i_{C 1}$ falls to zero at $t=t_{4}$.

$$
\begin{equation*}
i_{L o}=i_{N s}-i_{C 2} \tag{10}
\end{equation*}
$$

5) State $5\left[t_{4}, t_{5}\right]$ : During this subinterval, as shown in Fig. 3(e), $S_{1}$ remains turned on, and $S_{2}$ remains turned off. Since $-i_{S 1}$ becomes smaller than $i_{N s}, C_{1}$ is discharged. Meanwhile, $-i_{S 1}$ gradually decreases, whereas $i_{C 2}$ gradually increases. Once $i_{l k}$ reaches zero, this state ends at $t=t_{5}$.

$$
\begin{equation*}
-i_{S 1}=i_{N s}-\left(-i_{C 1}\right) \tag{11}
\end{equation*}
$$

6) State $6\left[t_{5}, t_{6}\right]$ : During this subinterval, as shown in Fig. 3(f), $S_{1}$ remains turned on, and $S_{2}$ remains turned off. Since $-i_{S 1}$ becomes smaller than $i_{C 2}, i_{l k}$ changes direction. Hence, the current $i_{l k}$ gradually increases in the opposite direction. As soon as $i_{S 1}$ drops to zero, this state ends at $t=t_{6}$.

$$
\begin{equation*}
-i_{l k}=i_{C 2}-\left(-i_{S 1}\right) \tag{12}
\end{equation*}
$$

7) State $7\left[t_{6}, t_{7}\right]$ : During this subinterval, as shown in Fig. $3(\mathrm{~g}), S_{1}$ remains turned on, and $S_{2}$ remains turned off. Since $i_{C 2}$ becomes smaller than $-i_{l k}, i_{S 1}$ changes direction. This state ends when $S_{1}$ is turned off at $t=t_{7}$.

$$
\begin{equation*}
-i_{l k}=i_{C 2}+i_{S 1} \tag{13}
\end{equation*}
$$



Fig. 2. Illustrated waveforms relevant to the proposed converter.
8) State $8\left[t_{7}, t_{8}\right]$ : During this subinterval, as shown in Fig. 3(h), $S_{1}$ becomes turned off, and $S_{2}$ remains turned off. During this dead time period, the capacitor $C_{S 1}$ is charged, and the capacitor $C_{S 2}$ is discharged. Therefore, the voltage $v_{d s 1}$ increases, and the voltage $v_{d s 2}$ decreases. Once $v_{d s 2}$ reaches zero, this state ends at $t=t_{8}$.


Fig. 3. Power flow paths over one switching period: (a) state 1; (b) state 2; (c) state 3; (d) state 4; (e) state 5; (f) state 6; (g) state 7; (h) state 8 ; (i) state 9 ; (j) state 10 ; (k) state 11 ; (l) state 12.

$$
\begin{gather*}
-i_{l k}=i_{N p}-i_{L m}=i_{S 1}+\left(-i_{S 2}\right)+i_{C 2}  \tag{14}\\
i_{L o}=i_{N s}-i_{C 2}  \tag{15}\\
-i_{C 1}=i_{S 1}+i_{N s} \tag{16}
\end{gather*}
$$

9) Stat $9\left[t_{8}, t_{9}\right]$ : During this subinterval, as shown in Fig. 3(i), since $v_{d s 2}$ falls to zero at $t=t_{2}, S_{2}$ can be turned on with ZVS, and $S_{1}$ is turned off. Meanwhile, the current $i_{C 2}$ continuously charges. Once the current $i_{S 2}$ reaches zero, this mode ends at $t=t_{9}$.

$$
\begin{gather*}
-i_{l k}=i_{N p}-i_{L m}=i_{C 2}+\left(-i_{S 2}\right)  \tag{17}\\
i_{L o}=i_{N s}-i_{C 2}  \tag{18}\\
-i_{C 1}=i_{N s} \tag{19}
\end{gather*}
$$

10) State $10\left[t_{9}, t_{10}\right]$ : During this subinterval, as shown in Fig. $3(\mathrm{j}), S_{1}$ remains turned off, and $S_{2}$ remains turned on. The only difference between this state and the previous state is that the current flowing through $S_{2}, i_{S 2}$, changes direction. Meanwhile, the current $i_{S 2}$ gradually increases, whereas the current $i_{C 2}$ gradually decreases. This state ends when $i_{l k}$ falls to zero at $t=t_{10}$.

$$
\begin{equation*}
-i_{l k}=i_{N p}-i_{L m}=i_{C 2}-i_{S 2} \tag{20}
\end{equation*}
$$

11) State $11\left[t_{10}, t_{11}\right]$ : During this subinterval, as shown in Fig. 3(k), $S_{1}$ remains turned off, and $S_{2}$ remains turned on. Since $i_{C 2}$ becomes smaller than $i_{S 2},-i_{l k}$ changes direction. The current $i_{N s}$ gradually decreases. Once $i_{C 2}$ falls to zero, this state ends at $t=t_{11}$.

$$
\begin{equation*}
i_{l k}=i_{L m}-i_{N p}=i_{S 2}-i_{C 2} \tag{21}
\end{equation*}
$$

12) State $12\left[t_{11}, t_{0}+T_{s}\right]$ : During this subinterval, as shown in Fig. 3(1), $S_{1}$ remains turned off, and $S_{2}$ remains turned on. Since $i_{N s}$ becomes smaller than $i_{L o}, i_{C 2}$ changes direction. The current $i_{N s}$ gradually decreases. Once $i_{N s}$ reaches zero, this state ends at $t=t_{0}$, and the operating state goes back to state 1 . The next cycle is then repeated.

$$
\begin{equation*}
i_{L o}=i_{\text {Ns }}+\left(-i_{C 2}\right) \tag{22}
\end{equation*}
$$

## B. Voltage Gain

In order to attain the voltages across $C_{1}$ and $C_{2}$ and the voltage gain, only states 1 and 4 are considered, and the leakage inductance $L_{l k}$ and dead times are ignored. From state 1, as shown in Fig. 3(a), the voltage across $L_{m}, v_{L m}$, and the voltage across $L_{o}, v_{L o}$, can be found as follows:

$$
\begin{gather*}
v_{L m}=V_{i}  \tag{23}\\
v_{L o}=v_{C 2}-V_{o} \tag{24}
\end{gather*}
$$

During state 4, shown in Fig. 3 (d), the following equations can be found as follows:

$$
\begin{gather*}
v_{L m}=V_{i}-v_{C 1}  \tag{25}\\
v_{L o}=v_{C 1}+v_{C 2}-V_{o}  \tag{26}\\
v_{C 2}=-v_{N s}=-\left(\frac{N_{s}}{N_{p}}\right) \cdot v_{L m}=-\left(\frac{N_{s}}{N_{p}}\right) \cdot\left(V_{i}-v_{C 1}\right) \tag{27}
\end{gather*}
$$

Applying the voltage-second balance principle to $L_{m}$ over one switching period, the following equation can be obtained:


Fig. 4. Curves of the voltage gain versus the duty cycle for the proposed converter with different values of the turns ratio $n$.

$$
\begin{equation*}
\int_{0}^{T_{s}} v_{L m} d t=V_{i} \times D T_{s}+\left(V_{i}-v_{C 1}\right) \times(1-D) T_{s}=0 \tag{28}
\end{equation*}
$$

By rearranging the above equation, the voltage across $C_{1}, v_{C 1}$, can be obtained as follows:

$$
\begin{equation*}
v_{C 1}=\frac{1}{1-D} \cdot V_{i} \tag{29}
\end{equation*}
$$

By putting (29) into (27), the voltage across $C_{2}, v_{C 2}$, can be obtained as follows:

$$
\begin{equation*}
v_{C 2}=\left(\frac{N_{s}}{N_{p}}\right) \cdot\left(\frac{D}{1-D}\right) \cdot V_{i} \tag{30}
\end{equation*}
$$

Applying the voltage-second balance principle to $L_{o}$ over one switching period, the following equation can be obtained:

$$
\begin{equation*}
\int_{0}^{T_{s}} v_{L o} d t=\left(v_{C 2}-V_{o}\right) \times D T_{s}+\left(v_{C 1}+v_{C 2}-V_{o}\right) \times(1-D) T_{s}=0 \tag{31}
\end{equation*}
$$

The corresponding voltage gain can be expressed as:

$$
\begin{equation*}
\frac{V_{o}}{V_{i}}=\frac{1+(n-1) D}{1-D} \tag{32}
\end{equation*}
$$

where $n=N_{s} / N_{p}$.
According to (32), the curves of the voltage gain versus the duty cycle of the proposed converter, considering different turns ratios, are shown in Fig. 4. This provides a way to choose the duty cycle and turns ratio of the coupled inductor.

## C. Boundary Condition for the Magnetizing Inductor

The condition for the magnetizing inductor $L_{m}$ operating in a region is described as follows:

$$
\left\{\begin{array}{l}
2 I_{L m} \geq \Delta i_{L m}, \text { without negative current }  \tag{33}\\
2 I_{L m}<\Delta i_{L m}, \text { with negative current }
\end{array}\right.
$$

where $I_{L m}$ and $\Delta i_{L m}$ are the dc and ac components of $i_{L m}$, respectively.
The expression of $I_{L m}$ can be obtained from (34) to (36). For analysis convenience, it is assumed that the input power is equal to the output power. Thus, according to (32), $I_{i}$, which is the dc component of $i_{i}$, can be expressed as $(1+(n-1) D) /(1-D)$ times $I_{o}$, which is the dc component of $i_{o}$. Furthermore, according to the voltage-second balance of the inductor and the ampere-second balance of the capacitor, the dc component of the inductor voltage and the dc


Fig. 5. The marked areas in the proposed converter are used to explain the relationship between $I_{L m}$ and $I_{o}$.


Fig. 6. Equivalent model for the dc analysis of the coupled inductor.
component of the capacitor current are zero. Therefore, as shown in Figs. 5 and 6, according to Kirchhoff's current law (KCL), the dc component of the current $i_{L m}, I_{L m}$, is equal to the dc component of $i_{i}, I_{i}$, plus the current, $I_{N p}$. Hence, the following equations can be given:

$$
\begin{gather*}
I_{i}=\frac{1+(n-1) D}{1-D} \times I_{o}  \tag{34}\\
I_{N p}=n \times I_{N s}=n \times I_{o}  \tag{35}\\
I_{L m}=I_{i}+I_{N p}=\left(\frac{1+(n-1) D}{1-D}+n\right) \times I_{o} \tag{36}
\end{gather*}
$$

In Fig. 5, $I_{o}$ can be expressed as $V_{o} / R_{L}$. Substituting $V_{o} / R_{L}$ into $I_{o}$ in (36) yields the following equation:

$$
\begin{equation*}
I_{L m}=\left(\frac{1+(n-1) D}{1-D}+n\right) \times \frac{V_{o}}{R_{L}} \tag{37}
\end{equation*}
$$

In addition, $\Delta i_{L m}$ can be represented by:

$$
\begin{equation*}
\Delta i_{L m}=\frac{v_{N p} \Delta t}{L_{m}}=\frac{V_{i} D T_{S}}{L_{m}} \tag{38}
\end{equation*}
$$

Since $2 I_{L m} \geq \Delta i_{L m}, L_{m}$ operates in the positive current region. Moreover, further deduction is shown as follows:

$$
\begin{align*}
& \Rightarrow 2 \times\left(\frac{1+n-D}{1-D} \times \frac{V_{o}}{R_{L}}\right) \geq \frac{V_{i} D T_{s}}{L_{m}} \\
2 I_{L m} \geq \Delta i_{L m} & \Rightarrow \frac{2 L_{m}}{R_{L} T_{s}} \geq \frac{D(1-D)^{2}}{1+n-2 D+D^{2}}  \tag{39}\\
& \Rightarrow K_{1} \geq K_{\text {crit1 }}(D)
\end{align*}
$$

where $K_{1}=\frac{2 L_{m}}{R_{L} T_{s}}$ and $K_{\text {crit1 }}=\frac{D(1-D)^{2}}{1+n-2 D+D^{2}}$.
From (39), the relationship between $K_{\text {crit1 }}(D)$ and $D$ is shown in Fig. 7 under the condition that $n$ is set to four. From Fig. 7, it can be seen that if $K_{1}$ is larger than $K_{\text {crit1 }}(D), L_{m}$ operates in the positive current region; otherwise, $L_{m}$ works in the negative current region.

## D. Boundary Condition for the Output Inductor

The condition for the output inductor $L_{o}$ operating in a


Fig. 7. Boundary condition for the magnetizing inductor $L_{m}$.
region is described as follows:

$$
\left\{\begin{array}{l}
2 I_{L o} \geq \Delta i_{L o}, \text { without negativecurrent }  \tag{40}\\
2 I_{L o}<\Delta i_{L o}, \text { with negativecurrent }
\end{array}\right.
$$

where $I_{L o}$ and $\Delta i_{L o}$ are the dc and ac components of $i_{L o}$, respectively.
Since $I_{L o}$ is equal to $I_{o}$, replacing $I_{o}$ with $V_{o} / R_{L}$ yields the following expression:

$$
\begin{equation*}
I_{L o}=\frac{V_{o}}{R_{L}} \tag{41}
\end{equation*}
$$

In addition, $\Delta i_{\text {Lo }}$ can be expressed by:

$$
\begin{equation*}
\Delta i_{L o}=\frac{v_{L o} \Delta t}{L_{o}}=\frac{\left(v_{C 1}+v_{C 2}-V_{o}\right) \times(1-D) T_{S}}{L_{o}} \tag{42}
\end{equation*}
$$

Inserting (29) and (30) into (42) yields the following equation:

$$
\begin{equation*}
\Delta i_{L o}=\frac{V_{i} D T_{s}}{L_{o}} \tag{43}
\end{equation*}
$$

Since $2 I_{L o} \geq \Delta i_{L o}, L_{o}$ operates in the positive current region. Moreover, further deduction is shown as follows:

$$
\begin{align*}
& \Rightarrow 2 \times \frac{V_{o}}{R_{L}} \geq \frac{V_{i} D T_{s}}{L_{o}} \\
2 I_{L o} \geq \Delta i_{L o} & \Rightarrow \frac{2 L_{o}}{R_{L} T_{s}} \geq \frac{D(1-D)}{1+n D-D}  \tag{44}\\
& \Rightarrow K_{2} \geq K_{\text {crit } 2}(D)
\end{align*}
$$

where $K_{2}=\frac{2 L_{o}}{R_{L} T_{s}}$ and $K_{\text {crit2 }}=\frac{D(1-D)}{1+n D-D}$.
From (44), the relationship between $K_{\text {crit2 }}(D)$ and $D$ is shown in Fig. 8 under the condition that $n$ is set to four. From Fig. 8, it can be seen that if $K_{2}$ is larger than $K_{\text {crit2 }}(D), L_{o}$ operates in the positive current region; otherwise, $L_{o}$ works in the negative current region.

## E. ZVS Condition Analysis

From Fig. 3(b), it can be seen that the ZVS of switch $S_{1}$ is achieved by the energy stored in the leakage inductor $L_{l k}$ and the magnetizing inductor $L_{m}$. Thus, $S_{1}$ has a wide ZVS range. On the other hand, in Fig. 3(h), the ZVS of the switch $S_{2}$ is achieved by the energy stored in the leakage inductor $L_{l k}$ and


Fig. 8. Boundary condition for output inductor $L_{o}$.
TABLE I
Converter Comparison in Terms of Voltage Gain, Component Number, Switch Voltage Stress, and Capability of ZVS

| Converte <br> r | Voltage gain | Componen t number | Switch voltage stress | ZVS | Complexity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [11] | $\frac{1+(n-1) D}{1-D}$ | 6 | $\frac{V_{o}}{1+(n-1) D}$ | No | Easy |
| [12] | $\frac{1+n(1+D)}{1-D}$ | 11 | $\frac{V_{o}}{1+n(1+D)}$ | No | Complex |
| [13] | $-\frac{(1+n) D}{1-D}$ | 6 | $\frac{V_{o}}{(1+n) D}$ | No | Medium |
| [14] | $\frac{1+(2 n-1) D}{1-D}$ | 11 | $\begin{gathered} v_{d s 1}=v_{d s 2}=V_{i} \\ v_{d s 3}=V_{o}-V_{i} / n+V_{i} \end{gathered}$ | No | Complex |
| [15] | $\frac{2}{1-D}$ | 10 | $\begin{aligned} & v_{d s 1}=v_{d s 2}=V_{i} \\ & v_{d s 3}=V_{o}-2 V_{i} \end{aligned}$ | No | Complex |
| [16] | $\frac{4-3 D}{1-D}$ | 14 | $\begin{gathered} v_{d s 1}=v_{d s 2}=v_{d s 4} \\ =v_{d s 5}=V_{i} \\ v_{d s 3}=v_{o}-2 v_{i} \end{gathered}$ | No | Complex |
| [17] | $\frac{3}{1-D}$ | 14 | $\begin{aligned} & v_{S 1}=v_{M 1}=v_{M 2} \\ & =v_{M 4}=v_{M 6} \\ & =V_{\text {in }} /(1-D) \\ & v_{M 3}=v_{M 5}=v_{M 7} \\ & =2 v_{\text {in }} /(1-D) \end{aligned}$ | No | Complex |
| [18] | $1+D$ | 6 | $\frac{V_{o}}{1+D}$ | No | Easy |
| [19] | 2 D | 8 | $\begin{aligned} & v_{d s 1}=v_{d s 2}=v_{d s 4} \\ & =v_{d s 5}=v_{i} \end{aligned}$ | No | Medium |
| [20] | 2 D | 8 | $V_{i}$ | No | Easy |
| [21] | $\frac{2-D}{1-D}$ | 8 | $\frac{V_{o}}{2-D}$ | No | Easy |
| [22] | $1+D$ | 8 | $\frac{V_{o}}{1+D}$ | Yes | Easy |
| [23] | $1+D$ | 7 | $\frac{V_{o}}{1+D}$ | Yes | Easy |
| [24] | $\frac{1}{(1-D)^{2}}$ | 9 | $\begin{gathered} v_{s 1}=V_{i} /(1-D) \\ v_{s 2}=v_{s 3}=V_{i} /(1-D)^{2} \end{gathered}$ | No | Medium |
| [25] | $\frac{1+n D}{(1-D)^{2}}$ | 12 | $v_{s 1}=v_{s 2}=V_{i} /(1-D)^{2}$ | Yes | Complex |
| [26] | $\frac{2 D}{1-D}$ | 8 | $\frac{V_{i}}{1-D}$ | No | Complex |
| [27] | $\frac{1+(n-1) D}{1-D}$ | 8 | $\frac{V_{o}}{1+(n-1) D}$ | No | Medium |
| Proposed | $\frac{1+(n-1) D}{1-D}$ | 8 | $\frac{V_{o}}{1+(n-1) D}$ | Yes | Medium |

its load current.
Therefore, the ZVS conditions for $S_{1}$ can be derived as follows. As shown in Fig. 3(b), the current $-i_{S 1}$ at $t=t_{1}$, which is used to discharge the parasitic capacitor $C_{S 1}$ should be larger than zero as shown below:

$$
\begin{equation*}
-i_{S 1}\left(t_{1}\right)=i_{l k}\left(t_{1}\right)-i_{L o}\left(t_{1}\right)>0 \tag{45}
\end{equation*}
$$

Next, based on the voltage equation of the capacitor, the required time for achieving ZVS for $S_{1}$ can be derived. From (46) and (47), it can be seen that the voltage $v_{d s 1}$ should be discharged to zero within or larger than the time interval of $t_{2}-t_{1}$ :

$$
\begin{align*}
& v_{d s 1}\left(t_{2}\right)=\frac{1}{C_{S 1}} \int_{t_{1}}^{t_{2}} i_{S 1}\left(t_{1}\right) d t+v_{d s 1}\left(t_{1}\right)=0 \\
& \Rightarrow \frac{i_{S 1}\left(t_{1}\right)}{C_{S 1}}\left(t_{2}-t_{1}\right)+v_{d s 1}\left(t_{1}\right)=0  \tag{46}\\
& \Rightarrow \frac{i_{L o}\left(t_{1}\right)-i_{l k}\left(t_{1}\right)}{C_{S 1}}\left(t_{2}-t_{1}\right)=-v_{d s 1}\left(t_{1}\right) \\
& \Rightarrow t_{2}-t_{1}=\frac{C_{S 1}}{i_{L o}\left(t_{1}\right)-i_{l k}\left(t_{1}\right)}\left[-v_{d s 1}\left(t_{1}\right)\right] \\
& \Rightarrow t_{2}-t_{1}=\frac{C_{S 1}}{i_{l k}\left(t_{1}\right)-i_{L o}\left(t_{1}\right)}\left[v_{d s 1}\left(t_{1}\right)\right] \\
& \quad t_{2}-t_{1} \geq \frac{\left(C_{S 1}\right)\left[v_{d s 1}\left(t_{1}\right)\right]}{i_{l k}\left(t_{1}\right)-i_{L o}\left(t_{1}\right)} \tag{47}
\end{align*}
$$

On the other hand, the ZVS conditions for $S_{2}$ can be derived as follows. As shown in Fig. 3(h), the current $-i_{S 2}$ at $t=t_{7}$, which is used to discharge the parasitic capacitor $C_{S 2}$, should be larger than zero as shown below:

$$
\begin{equation*}
-i_{S 2}\left(t_{7}\right)=-i_{l k}\left(t_{7}\right)-i_{C 2}\left(t_{7}\right)>0 \tag{48}
\end{equation*}
$$

Next, based on the voltage equation of the capacitor, the required time for achieving ZVS for $S_{2}$ can be derived. From (49) and (50), it can be seen that the voltage $v_{d 52}$ should be discharged to zero within or larger than the time interval of $t_{7}-t_{8}$ :

$$
\begin{align*}
& v_{d s 2}\left(t_{8}\right)=\frac{1}{C_{S 2}} \int_{t_{7}}^{t_{8}} i_{S 2}\left(t_{7}\right) d t+v_{d s 2}\left(t_{7}\right)=0 \\
& \Rightarrow \frac{i_{S 2}\left(t_{7}\right)}{C_{S 2}}\left(t_{8}-t_{7}\right)+v_{d s 2}\left(t_{7}\right)=0 \\
& \Rightarrow \frac{i_{l k}\left(t_{7}\right)+i_{C 2}\left(t_{7}\right)}{C_{S 2}}\left(t_{8}-t_{7}\right)=-v_{d s 1}\left(t_{7}\right)  \tag{49}\\
& \Rightarrow t_{8}-t_{7}=\frac{C_{S 2}}{i_{l k}\left(t_{7}\right)+i_{C 2}\left(t_{7}\right)}\left[-v_{d s 1}\left(t_{7}\right)\right] \\
& \Rightarrow t_{8}-t_{7}=\frac{C_{S 1}}{-\left[i_{l k}\left(t_{7}\right)+i_{C 2}\left(t_{7}\right)\right]}\left[v_{d s 1}\left(t_{7}\right)\right] \\
& t_{8}-t_{7} \geq \frac{\left(C_{S 1}\right)\left[v_{d s 1}\left(t_{7}\right)\right]}{-\left[i_{l k}\left(t_{7}\right)+i_{C 2}\left(t_{7}\right)\right]} \tag{50}
\end{align*}
$$

## F. Performance Comparison

As shown in Table I, the proposed converter is compared with existing step-up converters. The comparison items

TABLE II
System specifications of the proposed converter

| stem parameters | Specifications |
| :--- | :---: |
| put voltage $\left(V_{i}\right)$ | 20 V |
| ted output voltage $\left(V_{o}\right)$ | 160 V |
| ited output current $\left(I_{o, \text { rated }}\right) /$ power $\left(P_{o, \text { rated }}\right)$ | $1 \mathrm{~A} / 160 \mathrm{~W}$ |
| inimum output current $\left(I_{o, \text { min }}\right) /$ power $\left(P_{o, \text { min }}\right)$ | $0.1 \mathrm{~A} / 16 \mathrm{~W}$ |
| vitching frequency $\left(f_{s}\right)$ | 100 kHz |

TABLE III
COMPONENTS USED IN THE PROPOSED CONVERTER

| Components | Specifications |  |
| :--- | :---: | :---: |
| MOSFET switches | $S_{1}, S_{2}$ | STP120NF10 |
| Diode $D_{1}$ | STPS20170CT |  |
| Charge pump capacitors $C_{1}, C_{2}$ | $200 \mu \mathrm{~F}$ electrolytic capacitor |  |
| Output capacitor $\quad C_{o}$ | $33 \mu \mathrm{~F}$ electrolytic capacitor |  |
| Coupled inductor | $L_{m}=125 \mu \mathrm{H}, L_{l k}=0.69 \mu \mathrm{H}, n=4$ |  |
| Output inductor $L_{o}$ | $800 \mu \mathrm{H}$ |  |
| FPGA | EP1C3T100 |  |
| Half-bridge gate driver | IR2011 |  |
| ADC | ADC7476 |  |

include: (1) voltage gain; (2) component number; (3) active switch voltage stresses; (4) capability of ZVS; and (5) complexity.

## IV. DEsign Guidelines

To verify the effectiveness of the proposed converter, a prototype is built and tested. Table II shows the specifications of the proposed converter, whereas Table III shows the components used in the proposed converter. In addition, the design procedures are shown below.

## A. Section of the Duty Cycle and Turns Ratio

In this paper, the voltage conversion ratio is set at $160 / 20=8$. Therefore, according to (32) and Fig. 4, there are many different possibilities for choosing the duty cycle $D$ and turns ratio $n$. If $n=1, D$ is $87.5 \%$, which is too large and not a suitable duty cycle. If $n=4, D$ is approximately $63.6 \%$. Eventually, the combination of $n=4$ and $D=63.6 \%$ becomes the preferred choice.

## B. Magnetizing Inductor Design

To make sure that $L_{m}$ always operates in the positive current region, the required theoretical value of the magnetizing inductor can be found as follows:

$$
\begin{align*}
I_{L m, \text { min }} & =\left(\frac{1+(n-1) D}{1-D}+n\right) \times I_{o, \text { min }} \\
& =\frac{1+(4-1) \times 0.636}{1-0.636} \times 0.1=0.8 \mathrm{~A}  \tag{51}\\
L_{m}> & \frac{V_{i} D T_{s}}{2 \times I_{L m, \text { min }}}=\frac{20 \times 0.636 \times 10 \mu}{2 \times 0.8}=79.5 \mu \mathrm{H} \tag{52}
\end{align*}
$$

where $I_{L m, \text { min }}$ is the minimum dc current in $L_{m}$. Finally, the actual value of $L_{m}$ is set at $125 \mu \mathrm{H}$.

## C. Output Inductor Design

To make sure that $L_{o}$ always operates in the positive current region, the required theoretical value of the output inductor can be found as follows:

$$
L_{o}>\frac{v_{L o} \Delta t}{\Delta i_{L o}}=\frac{V_{i} D T_{s}}{2 \times I_{o, \text { min }}}=\frac{20 \times 0.636 \times 10 \mu}{2 \times 0.1}=636 \mu \mathrm{H}(53)
$$

where $I_{o, \text { min }}$ is the minimum dc current in $L_{o}$. Finally, the actual value of $L_{o}$ is set at $800 \mu \mathrm{H}$.

## D. Analysis of the Active Switch and Diode Voltage Stress

The voltage stresses across $S_{1}, S_{2}$, and $D_{1}$ can be obtained from (54) and (55).

$$
\begin{gather*}
V_{d s 1}=V_{d s 2}=\frac{V_{o}}{1+(n-1) D}=\frac{160}{1+(4-1) \times 0.636} \approx 55 \mathrm{~V}  \tag{54}\\
V_{d 1}=\frac{2 V_{o}}{1+(n-1) D}=\frac{2 \times 160}{1+(4-1) \times 0.636} \approx 110 \mathrm{~V} \tag{55}
\end{gather*}
$$

Considering the effects of noises and the voltage spikes caused by the leakage inductance, the specifications of the drain-source voltage rating of the MOSFET switch should be appropriately chosen to ensure that the MOSFET switch can operate without being damaged. The drain-source voltage rating of the MOSFET should be higher than its theoretical value. Finally, two n -channel STP 120 NF MOSFETs, with a drain-source voltage rating of 100 V , are selected for $S_{1}$ and $S_{2}$, and one STPS20170CT Schottky diode, with a voltage rating of 170 V , is selected for $D_{1}$.

## V. Experimental Results

Figs. 9 to 15 show measured waveforms at the rated load. Fig. 9 shows the gate driving signal for $S_{2}, v_{g s 2}$, the input current, $i_{l k}$, and the current passing through the secondary side of the coupled inductor, $i_{\text {Ns }}$. Fig. 10 shows the gate driving signal for $S_{2}, v_{g s 2}$, the output voltage, $v_{o}$, and the output inductor current, $i_{L \text { o }}$. Fig. 11 shows the gate driving signal for $S_{2}, v_{g s_{2}}$, and the currents passing through $S_{2}$ and $S_{1}, i_{s_{2}}$ and $i_{s_{1}}$, respectively. Fig. 12 shows the gate driving signal for $S_{2}, v_{g s 2}$, and the currents passing through $C_{1}$ and $C_{2}, i_{C 1}$ and $i_{C 2}$, respectively. From Fig. 9, it can be seen that the current $i_{N s}$ can be limited by the coupled inductor, which makes the stress of the current charging the capacitor $C_{2}$ relatively small. From Fig. 10, it can be seen that the output voltage is stabilized at 160 V under the rated load, and the corresponding output current is continuous. From Fig. 11, $i_{s 2}$ and $i_{S 1}$ have negative currents, which makes it possible to achieve ZVS turn-on for $S_{2}$ and $S_{1}$. Furthermore, Fig. 13 shows the turn-on transition of $v_{g s 1}$, while Fig. 14 shows the turn-on transition of $v_{g 52}$. From Figs. 13 and 14, it can be seen that the switches $S_{1}$ and $S_{2}$ can achieve ZVS turn-on. Moreover, Fig. 15 shows the current and voltage waveforms of $D_{1}$. From Fig. 15, it can be seen that the coupled inductor can limit the decreasing rate of the diode current.
In addition, Fig. 16 shows the curve of the efficiency


Fig. 9. Waveforms at the rated load: (1) $v_{g s 2}[20 \mathrm{~V} / \mathrm{div}] ;$ (2) $i_{l k}$ [25A/div]; (3) $i_{N S}[5 \mathrm{~A} / \mathrm{div}]$.


Fig. 10. Waveforms at the rated load: (1) $v_{g s 2}\left[20 \mathrm{~V} /\right.$ div]; (2) $v_{o}$ [200V/div]; (3) $i_{L o}[1 \mathrm{~A} / \mathrm{div}]$.


Fig. 11. Waveforms at the rated load: (1) $v_{g s 2}[20 \mathrm{~V} / \mathrm{div}]$; (2) $i_{S 1}$ [10A/div]; (3) $i_{S 2}[10 \mathrm{~A} / \mathrm{div}]$.


Fig. 12. Waveforms at the rated load: (1) $v_{g s 2}$ [20/div]; (2) $i_{C 1}$ [10A/div]; (3) $i_{C 2}[5 \mathrm{~A} / \mathrm{div}]$.


Fig. 13. Waveforms at the rated load due to the rising edge of $v_{g s 1}$ : (1) $v_{g s 1}[10 / \mathrm{div}]$; (2) $v_{d s 1}[50 / \mathrm{div}]$.


Fig. 14. Waveforms at the rated load due to the rising edge of $v_{g s 2}:(1) v_{g s 2}[10 / \mathrm{div}] ;$ (2) $v_{d s 2}$ [50/div].


Fig. 15. Waveforms at the rated load: (1) $v_{d 1}[100 \mathrm{~V} / \mathrm{div}]$; (2) $i_{d 1}$ [ $2.5 \mathrm{~A} / \mathrm{div}$ ].


Fig. 16. Efficiency versus load current.


Fig. 17. Photo of the implemented prototype: (a) top side; (b) bottom side.

TABLE IV
Comparison of the Efficiency of the Proposed Converter with Other KY Type Converters at the Rated Load

| Converter | Efficiency |
| :---: | :---: |
| $[18]$ | $94 \%$ |
| $[21]$ | $92.5 \%$ |
| $[22]$ | $95.1 \%$ |
| $[23]$ | $95 \%$ |
| Proposed | $91 \%$ |

versus the load current. From Fig. 16, it can be seen that the full-load efficiency is about $91 \%$ and that the efficiency can be up to $94.5 \%$. Table IV shows an efficiency comparison between the proposed converter and other KY type converters.

## VI. CONCLUSION

A modified KY converter, integrating a KY converter, a conventional SR boost converter and a coupled inductor, is presented. When compared with the conventional KY converter, the voltage gain can be improved due to the used of the coupled inductor. Furthermore, the coupled inductor can be utilized to achieve ZVS turn-on. It can also be used to limit both the charge pump capacitor current stress and the decreasing rate of the diode current. Like the KY converter, the output current is non-pulsating. Moreover, the active switches are driven by using one half-bridge gate driver. Thus, no isolated driver is needed. Therefore, the proposed converter can alleviate the disadvantages of the conventional KY converter. Experimental results match the theoretical
analysis. A comparison between the proposed converter and other existing step-up converters is given.

## REFERENCES

[1] M. Indhumathi, S. Edward Rajan, and T. Rakesh, "Performance analysis of high gain isolated soft switch DC-DC converter for thermoelectric energy harvesting system using MPPT control strategies," in Proc. ICCPCT, pp. 1-9, 2016.
[2] J. Wang, F. Z. Peng, J. Anderson, A. Joseph, and R. Buffenbarger, "Low cost fuel cell converter system for residential power generation," IEEE Trans. Power Electron., Vol. 56, No. 8, pp. 2970-2980, Sep. 2009.
[3] L. Zhang, K. Sun, L. Feng, and H. Ge, "A modular grid-connected photovoltaic generation system based on DC bus," IEEE Trans. Power Electron., Vol. 26, No. 2, pp. 523-531, Feb. 2011.
[4] G. Wu, X. Ruan, and Z. Ye, "Non-isolated high step-up converter adopting coupled inductor," in Proc. IECON, pp. 3506-3510, 2016.
[5] S. H. Hosseini, R. S. Alishah, and A. Z. Gharehkoushan, "Enhancement of extracted maximum power from partially shaded multi-string PV panels using a new cascaded high step-up DC-DC-AC converter," in Proc. ELECO, pp. 26-28, 2015.
[6] J. A. B. Vieira and A. M. Mota, "Thermoelectric generator using water gas heater energy for battery charging," in Proc. CCA, pp. 1477-1482, 2009.
[7] Y. Fang, L. Ge, and W. Hua, "Multiple-input dc-dc converter for the thermoelectric-photovoltaic energy system in hybrid electric vehicles," in Proc. VPPC, pp. 1-5, 2010.
[8] Y. Huleihel, A. Cervera, and S. Ben-Yaakov, "A high gain dc-dc converter for energy harvesting of thermal waste by thermoelectric generators," in Proc. IEEEI, pp. 1-5, 2012.
[9] S. Jeevitha, S. E. Rajan, and T. Rakesh, "Performance analysis of high gain dc-dc boost converter for thermoelectric power generation system," in Proc. IEEE ICGCCEE, pp. 1-7, 2014.
[10] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, $2^{\text {nd }}$ ed., Norwell: KLuwer Academic Publishers, Chap. 4, pp. 92-101, 2001.
[11] G. M. L. Chu, D. D. C. Lu, and V. G. Agelidis, "Flyback-based high step-up converter with reduced power processing stages," IET Power Electron., Vol. 5, No. 3, pp. 349-357, Mar. 2012.
[12] Y. Berkovich and B. Axelrod, "High step-up dc-dc converter based on the switched-coupled-inductor boost converter and diode-capacitor multiplier," in Proc. PEMD, pp. 1-5, 2012.
[13] Q. Zhao and F. C. Lee, "High-efficiency high step-up dc-dc converters," IEEE Trans. power Electron., Vol. 18, No. 1, pp. 65-73, Jan. 2003.
[14] K. I. Hwu and Y. T. Yau, "Voltage-boosting converter based on charge pump and coupling inductor with passive voltage clamping," IEEE Trans. Ind. Electron., Vol. 57, No. 5, pp. 1719-1727, May 2010.
[15] K. I. Hwu and W. C. Tu, "Voltage-boosting converters with hybrid energy pumping," IET Power Electron., Vol. 5, No. 2, pp. 185-195, Feb. 2012.
[16] K. I. Hwu, C. C. Lin, and J. J. Shieh, "A simple step-up converter," in Proc. PEDS, pp. 496-500, 2011.
[17] R. Guo, Z. Liang, and A. Q. Huang, "A high efficiency
transformerless step-up dc-dc converter with high voltage gain for LED backlighting applications," in Proc. APEC, pp. 1350-1356, 2011.
[18] K. I. Hwu and Y. T. Yau, "KY converter and its derivatives," IEEE Trans. Power Electron., Vol. 57, No. 6, pp. 128-137, Jan. 2009.
[19] K. I. Hwu and Y. T. Yau, "Two types of KY buck-boost converters," IEEE Trans. Ind. Electron., Vol. 56, No. 8, pp. 2970-2980, Aug. 2009.
[20] K. I. Hwu and T. J. Peng, "A novel buck-boost converter combing KY and buck converters," IEEE Trans. Power Electron., Vol. 56, No. 8, pp. 2970-2980, May 2009.
[21] K. I. Hwu, K. W. Huang, and W. C. Tu, "Step-up converter combing KY and buck-boost converters," Electron. Lett., Vol. 47, No. 12, pp. 722-724, Jan. 2011.
[22] K. I. Hwu and Y. T. Yau, "Soft switching of KY converter," in Proc. APEC, pp. 1477-1482, 2008.
[23] K. I. Hwu and Y. T. Yau, "KY converter with zero voltage switching," in Proc. ICIEA, pp. 1103-1106, 2010.
[24] B. R. Lin, F. Y. Hsieh, and J. J. Chen, "Analysis and implementation of a bidirectional converter with high conversion ratio," in Proc. ICIT, pp. 1-6, 2008.
[25] M. Delshad, S. Mohammadi, and S. Moosavi, "A new cascaded high step-up dc-dc converter," in Proc. ECTI-CON, pp. 1-4, 2012.
[26] M. R. Banaei, H. Ardi, and A. Farakhor, "Analysis and implementation of a new single- switch buck-boost dc/dc converter," IET Power Electron., Vol. 7, No. 7, pp. 1906-1914, Jul. 2014.
[27] K. I. Hwu and W. Z. Jiang, "Applying coupled inductor to step-up converter constructed by KY and buck-boost converters," in Proc. IISIE'13, pp. 28-31, 2013.


Kuo-Ing Hwu was born in Taichung, Taiwan, on August 24, 1965. He received his B.S. and Ph.D. degrees in Electrical Engineering from the National Tsing Hua University, Hsinchu, Taiwan, in 1995 and 2001, respectively. From 2001 to 2002, he was the Team Leader of the Voltage-Regulated Module (VRM) research group at AcBel Company, New Taipei, Taiwan. From 2002 to 2004, he was a Researcher in the Energy and Resources Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan. He is presently working as a Professor in the Institute of Electrical Engineering, National Taipei University of Technology, Taipei, Taiwan, where he was the Chairman of the Center for Power Electronics Technology from 2005 to 2006. His current research interests include converter topologies, magnetic component applications, power factor correction rectifiers, sustainable energy applications, LED lighting drivers, and digital control. Dr. Hwu has been a Member of the Program Committee of the IEEE Applied Power Electronics Conference and Exposition since 2005. He has also been a Member of the Technical Review Committee of the Bureau of Standards, Metrology, and Inspection since 2005. Since 2008, he has been a member of the IET.


Wen-Zhuang Jiang was born in Changhua, Taiwan, on May 9, 1989. He received his B.S. and M.S. degrees in Electrical Engineering from the National Taipei University of Technology, Taipei, Taiwan, in 2011 and 2013, respectively, where he is presently working towards his Ph.D. degree. His current research interests include converter topologies, magnetic component applications, power factor correction rectifiers, sustainable energy applications, LED lighting drivers, and digital control.


[^0]:    Manuscript received Aug. 18, 2016; accepted Feb. 8, 2017
    Recommended for publication by Associate Editor Yan Xing.
    ${ }^{\dagger}$ Corresponding Author: eaglehwu@ntut.edu.tw
    Tel: +886-2-2771-2171 ext. 2159, Fax: +886-2-2731-7187, National
    Taipei University of Technology

    * Dept. of Electrical Eng., National Taipei Univ. of Tech., Taiwan

