JPE 11-1-3

Zero-Voltage-Switching Boost Converter Using a Coupled Inductor

Hyun-Lark Do[†]

† Dept. of Electronic and Information Eng., Seoul National University of Science and Technology, Seoul, Korea

Abstract

This paper presents a zero-voltage-switching (ZVS) boost converter using a coupled inductor. It utilizes an additional winding to the boost inductor and an auxiliary diode. The ZVS characteristic of the proposed converter reduces the switching losses of the active power switches and raises the power conversion efficiency. The principle of operation and a system analysis are presented. The theoretical analysis and performance of the proposed converter were verified with a 100W experimental prototype operating at a 107 kHz switching frequency.

Key Words: Boost converter, Coupled inductor, DC-DC converter, Reverse recovery, Zero-voltage-switching

I. Introduction

DC-DC step-up converters are widely used in industrial applications such as computer periphery power supplies, servomotor drives, car auxiliary power supplies, and medical equipment [1], [2]. A continuous conduction mode (CCM) boost converter can be selected as a possible candidate for a step-up converter with a continuous input current. Since a continuous input current can simplify the input filter stage, it is one of the major advantages of this solution. However, its switching losses and the reverse-recovery problem of the output diode degrade system performance in terms of efficiency and electromagnetic interference noise [3]. The moment the power switch turns on, the reverse recovery phenomenon of the output diode occurs. During this interval, the switch is submitted to a high current change rate and a high peak of reverse recovery current. In order to reduce the switching loss, the switching frequency should be lowered. However, lowering the switching frequency raises the system volume and cost. Therefore, an efficient method to obtain soft-switching operation of the switches and to alleviate the reverse recovery problem of the power diode is required. In [4], a new boost converter with a ripple free input current was suggested. In the new boost converter, an extra LC circuit with coupled inductors was utilized. The ripple component of the input current was reduced by carefully designing the parameters of the coupled inductor. However, the efficiency could not be improved due to the switching losses of the power switch. To increase the efficiency and power conversion density, the soft-switching technique is required in DC/DC converters [5]-[11]. In [9], a new soft-switching technique for buck, boost, and buck-boost




Fig. 1. Proposed ZVS boost converter.

converters was suggested. This technique utilizes an auxiliary circuit consisting of a coupled inductor, an auxiliary inductor, and an auxiliary diode. It provides the ZVS characteristic and its main inductor current is kept in CCM. However, two magnetic components lower the power density. In [10], [11], soft-switching boost converters with a single switch were suggested. They can be a cost-effective solutions due to the single power switch. However, there are four power diodes and it may increase the conduction loss.

In order to overcome these problems, a ZVS boost converter with a coupled inductor is proposed. The ZVS characteristic of the proposed boost converter reduces the switching losses and raises the overall efficiency. Moreover, since the ZVS characteristic is achieved by adding an additional winding to the boost inductor, there is only one magnetic component. The reverse-recovery of the auxiliary diode is alleviated due to the leakage inductance of the coupled inductor. The theoretical analysis is verified by a 100W experimental prototype with 24V-to-86V conversion.

This paper is organized as follows. An analysis of the

Manuscript received Apr. 23, 2010; revised Oct. 5, 2010

⁷ Corresponding Author: hldo@snut.ac.kr

Tel: +82-2-970-6463, Fax: +82-2-979-7903, Seoul Nat'l Univ. of Sci. and tech




Fig. 2. Equivalent circuit of the proposed converter.

proposed converter is provided in Section II. The design parameters of the proposed converter are presented in Section III. The experimental results are shown in Section IV and some conclusions are given in Section V.

II. ANALYSIS OF THE PROPOSED CONVERTER

Similar to a conventional CCM boost converter, the ZVS boost converter provides a continuous input current and has the same voltage gain. However, the ZVS operation of the power switches is accomplished by adopting an additional winding of the boost inductor and an auxiliary diode. The ZVS operation of the proposed converter can raise the overall efficiency and lower the noise. As shown in Fig. 1, the proposed ZVS boost converter consists of a coupled inductor L_c , a lower switch Q_1 , an upper switch Q_2 , an auxiliary diode D_a and an output capacitor C_o . The switches Q_1 and Q_2 are operated asymmetrically and the duty ratio D is based on the switch Q_1 . An equivalent circuit diagram of the proposed ZVS boost converter is shown in Fig. 2. The diodes D_{Q1} and D_{Q2} are the intrinsic body diodes of Q_1 and Q_2 , respectively. The capacitors C_{O1} and C_{O2} are the parasitic output capacitances of Q_1 and Q_2 . The coupled inductor L_c is modeled as the magnetizing inductance L_m , the leakage inductance L_k , and the ideal transformer, which has a turn ratio of 1: $n (n = N_s/N_p)$. The key waveforms of the proposed ZVS boost converter are shown in Fig. 3. The magnetizing current i_m flowing through the magnetizing inductance L_m varies from its minimum value I_{m2} to its maximum value I_{m1} . The auxiliary diode current i_{Da} varies from zero to its maximum value I_{Da} . The operation of the proposed ZVS boost converter stage in one switching period T_s can be divided into five modes as shown in Fig. 4. Before t_0 , the upper switch Q_2 and the auxiliary diode D_a are conducting.

Mode 1 [t_0 , t_1]: At t_0 , the switch Q_2 is turned off. Then, the input current i_{in} and the auxiliary diode current i_{Da} start to charge C_{Q2} and discharge C_{Q1} . Therefore, the voltage v_{Q1} across Q_1 starts to fall and the voltage v_{Q2} across Q_2 starts to rise. With the assumption that the input current i_{in} and the auxiliary diode i_{Da} are as constant as $I_{m2} - nI_{Da}$ and I_{Da} during this mode, the transition interval T_{t1} can be determined as

$$T_{t1} = \frac{(C_{Q1} + C_{Q2})V_o}{(1+n)I_{Da} - I_{m2}}. (1)$$

Since the output capacitances C_{Q1} and C_{Q2} of the switches are very small, the transition interval T_{t1} is very short and it




Fig. 3. Key waveforms of the proposed converter.

can be neglected. Therefore, the currents i_m and i_{Da} can be considered to have constant values during Mode 1.

Mode 2 $[t_1, t_2]$: At t_1 , the voltage v_{Q1} across the lower switch Q_1 becomes zero and the body diode D_{Q1} is turned on. Then, the gate signal is applied to the switch Q_1 . Since the current has already flown through the body diode D_{Q1} and the voltage v_{Q1} is maintained at zero before the switch Q_1 is turned on, the zero-voltage turn-on of Q_1 is achieved. Since the voltage v_p across the magnetizing inductance L_m is V_{in} , the magnetizing current i_m increases linearly from its minimum value I_{m2} as follows:

$$i_m(t) = I_{m2} + \frac{V_{in}}{L_m} (t - t_1).$$
 (2)

Since the voltage v_{Lk} across the leakage inductance L_k is $-(nV_{in}+V_o)$, the auxiliary diode current i_{Da} linearly decreases from its maximum value I_{Da} as follows:

$$i_{Da}(t) = I_{Da} - \frac{nV_{in} + V_o}{L_k}(t - t_1).$$
 (3)

From (2) and (3), the input current i_{in} and the lower switch current i_{Q1} are determined as:

$$i_{in}(t) = i_m(t) - i_p(t) = I_{m2} - nI_{Da} + \frac{V_{in}}{L_m}(t - t_1) + n \cdot \frac{nV_{in} + V_o}{L_k}(t - t_1) , \qquad (4)$$

$$i_{Q1}(t) = i_{in}(t) - i_{Da}(t)$$

$$= I_{m2} - (n+1)I_{Da} + \left(\frac{V_{in}}{L_m} + (n+1) \cdot \frac{nV_{in} + V_o}{L_k}\right)(t-t_1)$$
(5)

Mode 3 [t_2 , t_3]: At t_2 , the auxiliary diode current i_{Da} decreases to zero and the diode D_a is turned off. Since




Fig. 4. Operating modes.




Fig. 5. Auxiliary diode current reset timing ratio d_1 according to duty cycle D.





Fig. 6. Experimental waveforms: i_{in} , i_{Da} , and v_{Q1} .






Fig. 7. Experimental waveforms: (a) $i_{Q1}, v_{gs1},$ and $v_{Q1};$ (b) $i_{Q2}, v_{gs2},$ and $v_{Q2}.$




Fig. 8. Measured efficiency

the changing rate of the diode current i_{Da} is controlled by the leakage inductance of the coupled inductor, its reverse recovery problem is significantly alleviated. Since the voltage v_p across the magnetizing inductance L_m is the input voltage V_{in} , the magnetizing current i_m increases linearly with the same slope as in Mode 2 as follows:

$$i_m(t) = i_m(t_2) + \frac{V_{in}}{L_m}(t - t_2).$$
 (6)

Since the auxiliary diode current i_{Da} is zero, the input current i_{in} and the lower switch current i_{Q1} are equal to the magnetizing current i_m . At the end of this mode, the magnetizing current i_m arrives at its maximum value I_{m1} .

Mode 4 [t_3 , t_4]: At t_3 , the switch Q_1 is turned off. Then, the magnetizing current i_m starts to charge C_{Q1} and discharge C_{Q2} . Therefore, the voltage v_{Q1} across Q_1 starts to rise and the voltage v_{Q2} across Q_2 starts to fall. With the same assumption as in Mode 1, the transition interval T_{t2} can be determined as

$$T_{t2} = \frac{(C_{Q1} + C_{Q2})V_o}{I_{m1}}. (7)$$

Similar to Mode 1, the transition interval T_{t2} is very short and it can be neglected.

Mode 5 $[t_4, t_5]$: At t_4 , the voltage v_{Q2} across the upper switch Q_2 becomes zero and the body diode D_{Q2} is turned on. Then, the gate signal is applied to the switch Q_2 . Since the current has already flown through the body diode D_{Q2} and the voltage v_{Q2} is maintained at zero before the switch Q_2 is turned on, the zero-voltage turn-on of Q_2 is achieved. Since the voltage v_p across the magnetizing inductance L_m is $-(V_o-V_{in})$, the magnetizing current i_m decreases linearly from its maximum value I_{m1} as follows:

$$i_m(t) = I_{m1} - \frac{V_o - V_{in}}{L_m} (t - t_4).$$
 (8)

Since the voltage v_{Lk} across the leakage inductance L_k is $n(V_o - V_{in})$, the auxiliary diode current i_{Da} linearly increases from zero as follows:

$$i_{Da}(t) = \frac{n(V_o - V_{in})}{L_k} (t - t_4).$$
 (9)

From (8) and (9), the input current i_{in} and the lower switch current i_{O1} are determined as

$$i_{in}(t) = i_m(t) - i_p(t) = I_{m1} - \frac{V_o - V_{in}}{L_m} (t - t_4) - \frac{n^2 (V_o - V_{in})}{L_k} (t - t_4) ,$$
(10)

$$i_{Q1}(t) = i_{in}(t) - i_{Da}(t) = I_{m1} - \left(\frac{1}{L_m} + \frac{n(n+1)}{L_k}\right) (V_o - V_{in}) (t - t_4)$$
(11)

III. DESIGN PARAMETERS

A. Voltage gain

Referring to the voltage waveform v_p across the magnetizing inductance L_m in Fig. 3, the volt-second balance law gives

$$V_{in}DT_s - (V_o - V_{in})(1 - D)T_s = 0. (12)$$

From (12), the voltage gain of the proposed ZVS boost converter is obtained by

$$\frac{V_o}{V_{in}} = \frac{1}{1 - D},$$
 (13)

which is the same as that of a conventional CCM boost converter.

B. Auxiliary diode current reset timing ratio d_1

By applying the volt-second balance law to the voltage waveform v_{Lk} across the leakage inductance L_k , the auxiliary diode current reset timing ratio d_1 is determined by

$$d_1 = \frac{nD(1-D)}{n(1-D)+1}. (14)$$

Fig. 5 shows the theoretical d_1 according to D with several different values of n. After the duty cycle is determined, the turn ratio n can be selected for a predetermined auxiliary diode current reset timing ratio d_1^* as follows:

$$n = \frac{d_1^*}{(D - d_1^*)(1 - D)}. (15)$$

The predetermined auxiliary diode current reset timing ratio d_1^* should be larger than the dead times of Q_1 and Q_2 for proper ZVS operation.

C. Maximum auxiliary diode current I_{Da}

From (9) and (13), the maximum auxiliary diode current i_{Da} is obtained by

$$I_{Da} = \frac{nDV_{in}T_s}{L_k}. (16)$$

D. ZVS conditions

From Fig. 3, the ZVS condition for Q_2 is given by

$$I_{m1} > 0.$$
 (17)

From (17), it can be seen that the ZVS of Q_2 is easily obtained. Similarly, for the ZVS of Q_1 , the following condition should be satisfied.

$$(n+1)I_{Da} - I_{m2} > 0. (18)$$

The inequality (18) can be rewritten by

$$L_k < \frac{n(n+1)DV_{in}T_s}{I_{m^2}}. (19)$$

With the assumption that the minimum magnetizing current I_{m2} is similar to the average input current, the leakage inductance L_k of the coupled inductor can be designed by

$$L_k < \frac{n(n+1)\eta DV_{in}^2 T_s}{P_o},\tag{20}$$

where P_o is the output power and h is the efficiency.

E. Input current ripple Δi_{in}

From Fig. 3, the input current ripple is determined as

$$\Delta i_{in} = I_{m1} - I_{m2} + nI_{Da} = \left(\frac{V_{in}}{L_m} + \frac{n^2 V_{in}}{L_k}\right) DT_s.$$
 (21)

In order to reduce the input current ripple Δi_{in} below a specific value Δi_{in}^* , the magnetizing inductance L_m of the coupled inductor should satisfy the following condition:

$$L_m > \frac{DV_{in}T_s}{\Delta i_{in}^* - \frac{n^2DV_{in}T_s}{L_t}}.$$
 (22)

IV. EXPERIMENTAL RESULTS

A prototype ZVS boost converter using a coupled inductor is implemented. The input voltage V_{in} is 24V and the output voltage V_o is 86V. The maximum output power is 100W. The predetermined auxiliary diode current reset timing ratio $d1^*$ is selected as 0.09. Since the theoretical duty cycle is calculated as 0.72 from (13), the turn ratio n of the coupled inductor is selected as 0.5 according to (15). The switching frequency is selected as 107kHz. From (20), the leakage inductance L_k is determined as 20uH. With a selection of Δi_{in}^* as 2.2A, the magnetizing inductance L_m is selected as 810uH from (22).

Fig. 6 shows the input currents i_{in} , the auxiliary diode current i_{Da} , and the voltage v_{Q1} . The input current is continuous and its ripple component is around 2A. The ripple component of the input current can be controlled by the magnetizing inductance L_m . The leakage inductance L_k of the coupled inductor L_c controls the changing rate of the auxiliary diode current. Therefore, the reverse recovery of the auxiliary diode D_a is significantly alleviated. Fig. 7 shows the ZVS of Q_1 and Q_2 . In Fig. 7(a), since the switch current i_{Q_1} flows through the body diode of Q_1 and the voltage v_{O1} goes to zero before the gate pulse v_{GS1} is applied to Q_1 , the ZVS of Q_1 is obtained. Similarly, the ZVS of Q_2 is obtained as shown in Fig. 7(b). It can be seen that the experimental waveforms in Fig. 6 and 7 agree with the theoretical analysis suggested in sections II and III. Fig. 8 shows the measured efficiency of the proposed converter compared with that of a conventional boost converter. It exhibits an efficiency of 94.7% under the full load condition. Due to its soft-switching characteristic, the overall efficiency is improved by 2.5% under the full load condition. The proposed ZVS boost converter still provides a continuous input current. Moreover, the ZVS operation of the power switches raises the overall efficiency and the reverse recovery of the auxiliary diode is alleviated due to the leakage inductance of the coupled inductor.

V. CONCLUSIONS

A ZVS boost converter using a coupled inductor has been proposed. The voltage gain of the proposed ZVS boost converter is equal to that of a conventional CCM boost converter. It also provides a continuous input current. Moreover, it improves overall efficiency due to the ZVS operation of the power switches. Therefore, the proposed ZVS boost converter is suitable for industrial applications that require a step-up function and a continuous input current characteristic.

ACKNOWLEDGMENT

This work was supported by the Korea Research Foundation (KRF) grant funded by the Korea government (MEST) (No. 2009-0069551).

REFERENCES

- M. Zhu, and F. L. Luo, "Series SEPIC implementing voltage-lift technique for DC-DC power conversion," *IET Power Electronics*, Vol. 1, No. 1, pp. 109-121, Mar. 2008
- [2] F. L. Luo, "Re-lift circuits: a new dc-dc step-up boost converter," *IET Electronics Letters*, Vol. 33, No, 1, pp. 5-7, Jan. 1997.
- [3] Q. Zhao, F. Tao, F. C. Lee, P. Xu, and J. Wei, "A simple and effective to alleviate the rectifier reverse-recovery problem in continuous-currentmode boost converter," *IEEE Power Electronics*, Vol. 16, No. 5, pp. 649-658, Sep. 2001.
- [4] D. K. W. Cheng, X. C. Liu, and Y. S. Lee, "A new improved boost converter with ripple free input current using coupled inductors," *Power Electronics and Variable Speed Drives 7th International Conference*, pp. 592-599, 1998.
- [5] B. –R. Lin, J. –Y. Dong, and J. –J. Chen, "Active-clamp ZVS converter with step-up voltage conversion ratio," International Journal of Electronics, Vol. 96, pp. 491-502, May 2009.
- [6] B. –R. Lin and C. –L. Huang, "Analysis and implementation of a dualoutput LLC resonant converter," International Journal of Electronics, Vol. 96, pp. 733-747, Jul. 2009.
- [7] B. -R. Lin, J. -J. Chen, and H. -K. Chiang, "Analysis of a new ZVS converter with output voltage doubler," International Journal of Electronics, Vol. 96, pp. 1057-1070, Oct. 2009.
- [8] M. R. Amini and H. Farzanehfard, "Novel family of PWM softsingle-switched DC-DC converters with coupled inductors," IEEE Trans. Industrial Electronics, Vol. 56, No. 6, pp. 2108-2114, Jun. 2009.
- [9] Y. Zhang and P. C. Sen, "A New Soft-switching Technique for Buck, Boost, and Buck-Boost Converters," IEEE Trans. Industry Applications, Vol. 39, No.6, pp. 1775-1782, Nov./Dec. 2003.
- [10] Mantaro Nakamura, Koki Ogura and Mutsuo Nakaoka, "Soft-switching PWM Boost Chopper-Fed DC-DC Power Converter with Load Side Auxiliary Oassive Resonant Snubber," Journal of Power Electronics, Vol. 4, No.3, pp. 161-168, Jul. 2004.
- [11] Jun-Ho Kim, Doo-Yong Jung, Sang-Hoon Park, Chung-Yeun Won, Yong-Chae Jung, and Su-Won Lee, "High Efficiency Soft-switching Boost Converter Using a Single Switch," Journal of Power Electronics, Vol. 9, No. 6, pp. 929-939, Dec. 2009.



Hyun-Lark Do received his B.S. from Hanyang University, Seoul, Korea, in 1999, and his M.S. and Ph.D. in Electronic and Electrical Engineering from the Pohang University of Science and Technology, Pohang, Korea, in 2002 and 2005, respectively. From 2005 to 2008, he was a Senior Research Engineer with the PDP Research Laboratory, LG Electronics Inc., Gumi, Korea. Since 2008, he has been with the Department of Electronic and Information Engineering, Seoul National University

of Science and Technology, where he is currently a Professor. His research interests include the modeling, design, and control of power converters, soft-switching power converters, resonant converters, power factor correction circuits, and driving circuits for plasma display panels.