

# Mathematical Analysis and Experiment Validation of Modular Multilevel Converters

Yushu Zhang<sup>†</sup>, Grain Philip Adam<sup>\*</sup>, Tee Chong Lim<sup>\*</sup>, Stephen J. Finney<sup>\*</sup>, and Barry W. Williams<sup>\*</sup>

<sup>†\*</sup> Dept. of Electrical and Electronics Eng., The University of the Strathclyde, Glasgow, United Kingdom

## Abstract

This paper describes operating and capacitor voltage balancing of the modular multilevel converter. The paper focuses on sizing of the cell capacitor and establishes approximate expressions for the capacitor voltage. Simulations and experiments results obtained from three-level modular converter are used to demonstrate its viability in medium voltage applications. It is shown that the modular converter can operate over the full modulation index linear range independent of load power factor.

**Key Words:** Capacitor ripple and size, Modular Multilevel Converter, Sinusoidal Pulse width modulation

## I. INTRODUCTION

The modular multilevel converter is proposed in [1]-[4]. It fulfills several requirements in medium voltage machine drives and HVDC applications. The topology overcomes the main disadvantages of the conventional multilevel converter and provides a set of attractive features [1], [5]-[10]:

- Modular construction.
- It is feasible to achieve capacitor balancing independent of the number of voltage levels generated and operating conditions.
- Low total harmonic distortion and switching devices experience low voltage stress.
- Failure management: protected all converter cells against mechanical destruction in case of a short circuit or insulation failure. Because of the realization of redundancy, a failed cell can be replaced by a redundant cell in the arm which gives more flexibility [11].
- Permits the use of a low cost interface transformer and harmonic filters can be eliminated, if the extendibility feature of the M2C is exploited.

This paper is organized as follows: Section II describes the operation principle and capacitor voltage balancing technique of the modular multilevel converter. Section III establishes approximate analytical expressions for the cell capacitor sizing and voltage. The simulation results in Section IV demonstrate the ability of the modular converter to operate independent of modulation index and load power factor. Section V uses experimental results to validation section IV. Section VI summarize the distinct features of the modular converter.




Fig. 1. Three phases of the N-level M2C.

## II. THREE-LEVEL M2C

### A. Operation Principle

Fig. 1 shows the three-phase modular converter with  $N$  cells per arm. Each converter phase generates  $N$  voltage levels at output phases  $a, b, c$  referred to the supply mid-point '0'. The voltage across each cell capacitor is  $\frac{1}{N}V_{dc}$  and the voltage stress across each switching device is limited to one capacitor voltage. Arm inductance  $L$  limits the inrush and circulating currents between the phases that the converter switches may experience during the balancing process. Proper converter operation requires a robust capacitor voltage balancing strategy to ensure that the voltage across each switching device is controlled over the entire operating range [3, 6].

Manuscript received Aug. 29, 2011; revised Nov. 8, 2011

Recommended for publication by Associate Editor Yong-Sug Suh.

<sup>†</sup> Corresponding Author: Yushu.zhang@eee.strath.ac.uk

Tel: +44-141-552-2443, Fax: +44-141-552-2443, Strathclyde Univ.

<sup>\*</sup> Dept. of Electrical and Electronics Eng., The University of the Strathclyde, United Kingdom




Fig. 2. Phase 'a' of a 3-level M2C.

Fig. 2 shows one phase of a three-level modular multilevel converter. Each cell consists of two switching devices. When the switch  $S_m$  is turned on and  $S_a$  is off, the output voltage is 0. When the switch  $S_a$  is turned on and  $S_m$  is off, the output voltage is  $V_{dc}$ . Two switches in each cell must be operated in a complementary manner. Each capacitor voltage in each cell must be maintained at  $1/2V_{dc}$ . The four main switches are  $S_{m1}, S_{m2}, S_{m3}, S_{m4}$ , and the four auxiliary switches are  $S_{a1}, S_{a2}, S_{a3}, S_{a4}$  which make up four complementary switch pairs  $(S_{m1}, S_{a1}), (S_{m2}, S_{a2}), (S_{m3}, S_{a3}), (S_{m4}, S_{a4})$ . In the three-level converter, there are 3 output voltage states: 0,  $\pm \frac{1}{2}V_{dc}$ . Assuming the dc source midpoint as the output voltage reference, there are six switch combinations that synthesize three output voltage levels.

For voltage level  $V_{a0} = \frac{1}{2}V_{dc}$ ,  $S_{m1}, S_{m2}$  from the upper arm and  $S_{a3}, S_{a4}$  from the lower arm, are on.

For voltage level  $V_{a0} = 0$ , the four switch combinations are:

$$\begin{aligned} &S_{m1}, S_{m3} \text{ and } S_{a2}, S_{a4} \text{ on} \\ &S_{m2}, S_{m3} \text{ and } S_{a1}, S_{a4} \text{ on} \\ &S_{m2}, S_{m4} \text{ and } S_{a1}, S_{a3} \text{ on} \\ &S_{m1}, S_{m4} \text{ and } S_{a2}, S_{a3} \text{ on} \end{aligned}$$

For voltage level  $V_{a0} = -\frac{1}{2}V_{dc}$ ,  $S_{a1}, S_{a2}$  from the upper arm and  $S_{m3}, S_{m4}$  from the lower arm, are on.

### B. Sinusoidal Pulse Width Modulation

With regard to the modular and scalable topology, the applied modulation scheme should be expandable to any voltage level number. Therefore, a carrier-basis is used to control the switching states in this paper. By using phase disposition (PD) carrier strategy,  $n$ -level MMC needs  $(n-1)$  triangular carrier, and they are displayed with same frequency and same amplitude from 1 to -1. A sinusoidal reference wave (with triplens if desired) is then compared to these triangular waveforms and according to the results the gate signal to each IGBT is controlled [3], [4].

Fig. 3 shows 2 triangular carrier waveforms and one sinusoidal reference waveform, and when the reference signal is




Fig. 3. Carrier and reference waveforms for 3-level M2C.

greater than the upper triangular signal the output voltage level equals  $1/2V_{dc}$ , when the reference signal is less than the lower triangular signal, the output voltage level equals  $-1/2V_{dc}$ . The last condition is voltage level 0 which can be generated by 4 different conditions.

### C. Capacitor Balancing for 3-level MMC

To ensure cell capacitors and switching devices experience equal voltage stress the following capacitor voltage balancing algorithm is applied[3], [11]:

- i. The capacitors voltages are measured periodically, and the upper group and lower group are sorted in ascending order.
- ii. During positive load current, select a switch state that charges one upper capacitor with the minimum voltage and discharges one lower capacitor with the maximum voltage.
- iii. During negative load current, select a switch state that charges one upper capacitor with the maximum voltage and discharges one lower capacitor with the minimum voltage.

By this method, the voltage balance of the cell capacitors is maintained.

## III. CAPACTIOR SIZE, RIPPLE

### A. Calculation of Capacitance

Modular multilevel converter upper and lower arm voltages of the same phase leg can be expressed as:

$$V_{arm1}(t) = \frac{1}{2}V_{dc}(1 - m \sin \omega t) \quad (1)$$

$$V_{arm2}(t) = \frac{1}{2}V_{dc}(1 + m \sin \omega t) \quad (2)$$

where  $V_{dc}$ ,  $m$ , and  $\omega$  represent total converter dc link voltage, modulation index and output voltage fundamental frequency in rad/s respectively. Assume the converter is lossless; the power balance equation can be expressed as:

$$P_{dc} = V_{dc}I_{dc} = 3 \times \frac{1}{2}V_m I_m \cos \varphi = P_{ac\_3\phi}. \quad (3)$$

Since for sinusoidal pulse with modulation,  $V_m = 1/2mV_{dc}$ , the dc component per arm is:

$$\frac{1}{3}I_{dc} = \frac{1}{4}m I_m \cos \varphi \quad (4)$$

where phase current  $i_a = I_m \sin(\omega t - \varphi)$ . Thus, the arm current of the phase 'a' can be expressed as:

$$I_{arm1} = \frac{1}{3}I_{dc} + \frac{1}{2}i_a. \quad (5)$$

Combining equations (4) and (5), the arm current can be expressed as:

$$I_{arm1} = \frac{1}{3}I_{dc} \left[ 1 + \frac{2}{m \cos \varphi} \sin(\omega t - \varphi) \right]. \quad (6)$$

Let  $q = \frac{2}{m \cos \varphi}$ , equation (6) can be rewritten as:

$$I_{arm1} = \frac{1}{3}I_{dc} [1 + q \sin(\omega t - \varphi)]. \quad (7)$$

For cell capacitance sizing, assume all the converter six arms contribute equal power. Therefore the instantaneous power the upper arm exchanges with the ac side is:

$$P_{arm1} = \frac{1}{2}V_{dc}(1 - m \sin \omega t) \times \frac{1}{3}I_{dc}(1 + q \sin(\omega t - \varphi)) \quad (8)$$

The average power the upper arm exchanges with the ac side over the full fundamental cycle is:

$$\begin{aligned} \bar{P}_{arm1} &= \frac{1}{2\pi} \int_0^{2\pi} \frac{1}{2}V_{dc}(1 - m \sin \omega t) \times \frac{1}{3}I_{dc}(1 - q \sin(\omega t - \varphi)) d\omega t \\ &= \frac{1}{6}P_{dc}(1 - \frac{1}{2}qm \cos \varphi). \end{aligned} \quad (9)$$

By substituting  $q = \frac{2}{m \cos \varphi}$  in equation (9), it reduces to zero. This demonstrates the natural balancing of the modular converter cell capacitors if they are rotated and modulated correctly. For cell capacitance sizing of the modular converter with  $N$  cells per arm, it can be assumed that each cell only operates for  $\frac{2\pi}{N}$ . Therefore, the energy each cell capacitor exchanges with the ac side can be expressed as:

$$\begin{aligned} W_c &= \frac{1}{\omega} \int_0^{\frac{2\pi}{N}} \frac{1}{2}V_{dc}(1 - m \sin \omega t) \times \frac{1}{3}I_{dc}(1 - q \sin(\omega t - \varphi)) d\omega t \\ &= \frac{1}{6}P_{dc} \left[ \frac{q}{4} \{ \cos \varphi - \cos(\frac{2\pi}{N} - \varphi) \} + M \{ \cos \frac{2\pi}{N} - 1 \} + \right. \\ &\quad \left. \frac{1}{4}qm \{ \sin \varphi + \sin(\frac{4\pi}{N} - \varphi) \} \right]. \end{aligned} \quad (10)$$

For three-level modular converter,  $N=2$ , therefore equation (10) reduces to (11).

$$W_c = \frac{1}{3}P_{dc} \frac{(2 - m^2)}{\omega m}. \quad (11)$$

Assume the cell capacitor maximum and minimum voltages are  $V_{cmax}$  and  $V_{cmin}$ , the pulsating energy each cell capacitor exchanges with ac side is:

$$\begin{aligned} W_c &= \frac{1}{2}C(V_{cmax}^2 - V_{cmin}^2) = C(V_{cmax} - V_{cmin}) \frac{1}{2}(V_{cmax} + V_{cmin}) \\ &= C\Delta V_{max} \bar{V}_c. \end{aligned} \quad (12)$$

where  $C$  is cell capacitance,  $\Delta V_{max}$  is the maximum allowable voltage ripple, and  $\bar{V}_c$  is average cell voltage. By equating equations (10) and (11), the cell capacitance is:

$$C = \frac{P_{dc}(2 - m^2)}{3\omega m \Delta V_{max} \bar{V}_c} \quad (13)$$

Assuming  $\bar{V}_c = \frac{1}{2}V_{dc}$  and  $\xi = \frac{\Delta V_{cmax}}{\bar{V}_c}$  (percentage voltage ripple), equation (13) can be rewritten as:

$$C = \frac{P_{dc}(2 - m^2)}{3\omega m \xi \bar{V}_c^2} = \frac{4P_{dc}(2 - m^2)}{3\omega m \xi V_{dc}^2}. \quad (14)$$

From equation (14), the converter is design to operate at high modulation indices requiring relatively small cell capacitance compared to those designed to operate at low

modulation indices. Also, the lower the cell voltage the larger the cell capacitance. For example, a 20kV, 20MW converter, the cell capacitance required such that the voltage does not exceed 5% when operated at 0.9 modulation index is:

$$C = \frac{20 \times 10^6 \times (2 - 0.9)}{3 \times 2\pi \times 50 \times 0.9 \times 0.05 \times (10 \times 10^3)^2} \approx 5mF$$

### B. Capacitor Ripple Analysis

The modular multilevel converter cell capacitors experience relatively high voltage due to the flow of the fundamental current component through the capacitors. Therefore, the capacitors are required to store more energy compared to that of two-level and neutral-point clamped converters in order to maintain the voltage ripple across the cell capacitors within acceptable limits. The cell capacitor voltage can be expressed using a switching function. If the phase current is assumed constant within each switching cycle, the switching function can be replaced by device duty cycle. For the three-level modular multilevel converter controlled using sinusoidal pulse modulation (SPWM) for instance, when  $0 \leq \omega t \leq \pi$ , the time at voltage level  $+\frac{1}{2}V_{dc}$  is  $T_c m \sin \omega t$  and time at the 0 voltage level is  $T_c(1 - m \sin \omega t)$ . In the negative half cycle, the time at voltage level  $-\frac{1}{2}V_{dc}$  is  $-T_c m \sin \omega t$  and the time at the '0' voltage level is  $T_c(1 + m \sin \omega t)$ . Output voltage levels  $+\frac{1}{2}V_{dc}$  and  $-\frac{1}{2}V_{dc}$  do not affect the state of charge of the cell capacitors. Only switch combinations that connect the output phase to the '0' voltage level affect the state of charge of the cell capacitors. The time at the 0 voltage level is distributed equally between the cells capacitors, assuming the capacitor voltage balancing strategy that uses redundant switch states is ideal, and uses these capacitors for an equal period of time over the full fundamental cycle. So, an expression for capacitor voltage can be based on one capacitor. The average current flowing through the capacitor in each cell can be expressed by:

$$\bar{i}_{sa} = \frac{1}{2}(1 - m \sin \omega t) i_{a1} \quad (15)$$

$$\bar{i}_{sm} = \frac{1}{2}(1 + m \sin \omega t) i_{a1} \quad (16)$$

where  $i_{a1}$  is the converter upper arm current which is the same as  $I_{a\_arm1}$ ,  $\bar{i}_{sa}$  is the average current of the auxiliary switch  $s_a$  (the same as the capacitor current), and  $\bar{i}_{sm}$  is the main switch average current. Therefore, the voltage across each cell capacitor can be related to the local average current that flows through the cell capacitor:

$$C \frac{dv_c}{dt} = \bar{i}_{sa} \quad (17)$$

Therefore, the voltage cross the capacitor  $C$  is:

$$\begin{aligned} v_c(\omega t) &= \frac{1}{\omega C} \int [\frac{1}{2}(1 - m \sin \omega t)(\frac{1}{3}I_{dc} + I_a \sin(\omega t + \varphi))] d\omega t \\ &= \frac{1}{\omega C} [\frac{1}{6}I_{dc} m \cos \omega t - \frac{1}{4}I_a \cos(\omega t + \varphi) \\ &\quad + \frac{1}{8}I_a \sin(2\omega t + \varphi)] + A. \end{aligned} \quad (18)$$

If the capacitor initial voltage is  $\frac{1}{2}V_{dc}$ , the constant  $A$  is:

$$A = \frac{1}{2}V_{dc} - \frac{1}{\omega C} (\frac{1}{8}m^2 I_a \cos \varphi - \frac{1}{2}I_a \cos \varphi - \frac{1}{8}m I_a \sin \varphi). \quad (19)$$

Finally, the voltage across each cell capacitor  $C_{is}$ :

$$v_c(\omega t) = \frac{1}{2}V_{dc} + \frac{I_a}{\omega C} \left[ \frac{1}{8}m^2 \cos \varphi \cos \omega t - \frac{1}{8}m^2 \cos \varphi + \frac{1}{8}m \sin(2\omega t + \varphi) - \frac{1}{2} \cos(\omega t + \varphi) - \frac{1}{2} \cos \varphi + \frac{1}{8}m \sin \varphi \right]. \quad (20)$$

The first term of the equation (20) represents the desired settling point of the capacitor voltage, while the remaining terms represent the ripple voltage which depend on cell capacitance, load power factor, modulation index, and phase current magnitude.

#### IV. SIMULATION RESULTS

To illustrate the ability of the modular multilevel converter to operate independent of load power factor and modulation index, the three-level modular converter in Fig. 2 is simulated under the operating conditions shown in table I, and the results obtained are shown in Figs. 4.

Fig. 4 shows the simulation results obtained when the converter is operated at 0.9 modulation index and 0.88 power factor lagging. From the output voltage waveforms in Figs. 4a and 4b, the spectrum of line voltage in Fig. 4(c) shows that the modular converter generates high quality output voltage with relatively low harmonic content and low  $dv/dt$  (principle of minimum switching losses, one voltage level per switching cycle is maintained). Fig. 4(d) shows that the modular converter produces high quality load current even at high power factors, utilizing its arm inductances as low pass filters.


The initial value of cell capacitor of each arm are different, two upper arm capacitors are set to be 12kV, two lower arm capacitors are set to be 8kV. The results in Figs. 4(e), 4(f) and 4(g) show that the voltages across the cell capacitors of the three-level modular converter are maintained around the desired set-point after taking nearly 1 second to balance, viz.  $\frac{1}{2}V_{dc}$ . Fig. 4(h) shows phase current and its associated upper and lower arm currents. Despite the phase current being sinusoidal and dc offset free, the arm currents contain dc offset proportional to the peak phase current, load power factor and modulation index. This adds to the on-state losses of the modular converter compared to conventional multilevel converters such two-level and neutral-point clamped converters. Unlike the conventional voltage source converters with discontinuous arm current, the arm current of the modular converter is continuous as shown in Fig. 4(h). This may eliminate the need for dc side filters in applications such STATCOM or HVDC converters as the emitted audible noise is extremely low (but this is true only with a large number of cells per arm). Fig. 4(i) shows the current waveforms of two complementary switches of one M2C cell. The switching frequency per device under this operation condition is less than half the carrier frequency and the equivalent switching frequency on the output phase voltage is the same as carrier frequency. With an increased number of cells per arm, the switching frequency per device is expected to be reduced considerably.

#### V. EXPERIMENT RESULTS


This section provides experimental validation of the analysis and simulation results presented in the paper. The practical

TABLE I  
SIMULATION PARAMETERS


Converter rating	20MW
Modulation index	0.8
Load power factors	0.88 lagging
Capacitance	5mF
Switching frequency	2.1kHz
DC link voltage	20kV
Arm inductance	1mH




(a) Phase voltage referred to supply mid-point.



(b) Line-to-line voltage.




(c) Line voltage spectrum.




(d) Current waveforms.






(i)




(ii)


(e) Capacitor voltage of the phase a and (ii) expanded version of the capacitor voltage in. (i).




(f) Capacitor voltage of phase b.



(g) Capacitor voltage of phase c.



(h) Current in the upper and lower arm of phase a.



(i) Current waveforms in the main and complementary switches in one cell.

Fig. 4. Waveforms obtained when three-level modular converter is simulated when delivering 10MW the at 0.9 modulation index and 0.88 power factor lagging.





Fig. 5. Test rig for the 3-level modular converter.


results are obtained from one phase-leg of a prototype three-level modular converter with a 100V dc link voltage, 1mF cell capacitors, and arm inductance of 3mH (see Fig. 5). In this experiment, the converter is controlled using SPWM with a 2.1 kHz switching frequency. An Infineon Technology Tri-core microcontroller TC 1796 is used to program the modulation and capacitor voltage balancing strategy. Fig. 6 and Fig. 7 show the experimental results obtained at 0.72 power factor lagging and unity power factor. The converter is operated successfully in both cases and cell capacitor voltage balancing is maintained. From the phase voltage and current waveforms in Fig. 7(a) and 8(b), the modular converter with only two cells per arm produces high quality phase current, utilizing its upper and lower arm inductors as low-pass filters, as demonstrated in the simulations. From the current waveforms of devices  $S_a$  and  $S_m$  (Figs. 6(d) and 6(e)), these three-level modular switching devices operate at half the carrier frequency, as demonstrated in the simulation. This confirms the suitability of the modulation and capacitor voltage balancing method employed for high-voltage applications where the switching frequencies per device and semiconductor losses are restrictive factors. Even though the upper and lower arm currents include dc offset and distortion their sum remains sinusoidal and equal to the phase current.



(a) Load voltage and current (scale:5ms/div,100v/div, 1A/div).




(b) Voltage across four cell capacitors of the phase-leg (scale: 10ms/div,10v/div).



(c) Current in the upper and lower arms of the phase leg (scale: 5ms/div,1A/div ).

### VI. CONCLUSION

This paper analyzed the capacitor size and ripple of the modular multilevel converter when SPWM modulated, and also shows experimental validation of the analysis provided and demonstrates the advantages of the modulation and capacitor balancing strategy. As the M2C is the only multilevel converter able to exploit the full potential of multilevel modulation, it has been selected as representative of multilevel converters in this investigation. The results of this investigation show that the M2C is better in the following features: improved efficiency, lower voltage and current on the switching devices, extremely low  $dv/dt$  and audible noise resulted from small voltage steps and low switching frequency per device. These results confirm the suitability of the multilevel converter, such as the M2C, for medium and high-voltage applications, such as reactive power compensation, medium voltage drive systems, interface for renewable power plants using wind and solar energy, and high voltage dc transmission systems.



(d) Current in one device (IGBT and diode) of a cell. (scale: 2.5ms/div,1A/div).




(e) Current in the other device (IGBT and diode) of a cell. (scale: 2.5ms/div,1A/div).


Fig. 6. Waveforms obtained from one-phase 3-level modular multilevel converter experiment at 0.9 modulation index and 0.72 power factor lagging.




(a) Load voltage (scale:5ms/div,50v/div).



(b) Load current (scale:5ms/div,0.5Av/div).



(c) Voltage across four cell capacitors of the phase-leg (scale: 10ms/div,10v/div).



(d) Current in the upper and lower arms of the phase leg (scale: 5ms/div, 0.5A/div).

Fig. 7. Waveforms obtained from one-phase 3-level modular multilevel converter experiment at 0.8 modulation index and unity power factor.

REFERENCES

[1] G. Ding, G. Tang, Z. He, M. Ding, "New technologies of voltage source converter (VSC) for HVDC transmission system based on VSC," in *Power and Energy Society General Meeting - Conversion and Delivery of Electrical Energy in the 21st Century*, IEEE, 2008, pp. 1-8, 2008.

[2] G. P. Adam, S. J. Finney, A. M. Massoud, B. W. Williams, "Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 8, pp. 3088-3099, Aug. 2008.

[3] G. P. Adam, O. Anaya-Lara, G. M. Burt, D. Telford, B. W. Williams, J. R. McDonald, "Modular multilevel inverter: Pulse width modulation and capacitor balancing technique," *Power Electronics, IET*, Vol. 3, No. 5, pp. 702-715, Sep. 2010.

[4] L. Jih-Sheng and P. Fang Zheng, "Multilevel converters-a new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, No. 3, pp. 509-517, Oct. 1996.

[5] U. N. Gnanarathna, A.M. Gole, R.P. Jayasinghe, "Efficient modeling of modular multilevel hvdc converters (mmc) on electromagnetic transient simulation programs," *IEEE Trans. Power Del.*, Vol. 26, No.1, pp. 316-324, Jan. 2011.

[6] M. Hagiwara and H. Akagi, "Control and Experiment of Pulsewidth-Modulated Modular Multilevel Converters," *IEEE Trans. Power Electron.*, Vol. 24, No. 7, pp. 1737-1746, Jul. 2009.


[7] M. Hagiwara and H. Akagi, "PWM control and experiment of modular multilevel converters," in *Power Electronics Specialists Conference, PESC IEEE*, pp. 154-161, 2008.

[8] H. P. Mohammadi and M. T. Bina, "A transformerless medium-voltage statcom topology based on extended modular multilevel converters," *IEEE Trans. Power Electron.*, Vol. 26, No. 5 pp. 1534-1545, May 2011.

[9] M. Perez, J. Rodriguez, E. Fuentes, and F. Kammerer, "Predictive control of ac-ac modular multilevel converters," *IEEE Trans. Ind. Electron.*, Vol. PP, No. 99, pp. 1-1, Jun. 2011.

[10] T. Qingrui and X. Zheng, "Impact of sampling frequency on harmonic distortion for modular multilevel converter," *IEEE Trans. Power Del.*, Vol. 26, No. 99, pp. 298-306, Jun. 2011.

[11] M. Glinka and R. Marquardt, "A new AC/AC multilevel converter family," *IEEE Trans. Ind. Electron.*, Vol. 52, No. 3, pp. 662-669, Jun. 2005.



**Yushu Zhang** was born in Jilin, China. She received the B.E degree in electrical and electronics engineering from University of Strathclyde, Glasgow, UK, in 2008. She is currently working toward the Ph.D degree in electrical and electronics engineering at the University of Strathclyde, Glasgow, UK. Her research focuses on VSC\_HVDC control system, multilevel converter topology.



**Grain Philip Adam** is working as a research fellow with Institute of Energy and Environment, Strathclyde University, UK. Dr Adam has a PhD in Power Electronics from Strathclyde University. His research interests are fault tolerant voltage source multilevel converters for HVDC systems; control of HVDC systems, including multi-terminal HVDC networks; voltage source converter based FACTS devices; and grid integration issues of renewable power. Dr Adam has authored and co-authored several technical reports, and journal and conference papers in the area of multilevel converters and HVDC systems, and grid integration of renewable power.



**Tee Chong Lim** received the B.Eng and Ph.D. degrees in engineering from Heriot-Watt University, U.K., in 2000 and 2005 respectively. He is currently a research fellow in Strathclyde University. His research activity includes power electronics involving series connection of semiconductor devices, gate drive circuits, and inverter drives.



**Stephen J. Finney** Obtained an MEng degree in Electrical and Electronic Engineering from Loughborough University of Technology in 1988. He worked for the Electricity Council Research Centre before joining the power electronics research group at Heriot-Watt University in 1990, receiving the award of PhD in 1994. From 1994 to 2005 he was a member of academic staff at Heriot-Watt University. In 2005 he moved to the University of Strathclyde where he is and currently a Reader with the Institute of Energy and Environment, specializing in power electronic systems. His research interests include the power electronics for high power applications and the management of distributed energy resources. He has published extensively in IEEE and IEE journals.



**Barry W. Williams** received the Ph.D. degree in electrical and electronic engineering from the University of Cambridge, Cambridge, U.K., in 1980. He is currently a Professor in the Department of Electronic and Electrical Engineering, University of Strathclyde. His main research interests are in the application of power electronics