

# Input Voltage Sharing Control for Input-Series-Output-Parallel DC-DC Converters without Input Voltage Sensors

Zhiqiang Guo\*, Deshang Sha<sup>†</sup>, and Xiaozhong Liao\*

<sup>†</sup>\* School of Automation, Beijing Institute of Technology, Beijing, China

## Abstract

Input-series-output-parallel (ISOP) modular converters consisting of multiple modular DC/DC converters can enable low voltage rating switches for use in high voltage input applications. In this paper, an input voltage sharing control strategy for input-series-output-parallel (ISOP) full-bridge (FB) DC/DC converters is proposed. By sensing the difference in the input current of two modules, the system can achieve input voltage sharing for DC-DC modules. The effectiveness of the proposed control strategy is verified by simulation and experimental results obtained with a 200w-50kHz prototype.

**Key Words:** DC/DC converters, Input-series-output-parallel, Input voltage sharing

## I. INTRODUCTION

The input-series-output-parallel (ISOP) configuration contains multiple standardized converter modules connected in series at the input side and in parallel at the output side. This configuration has many advantages such as a modularized design, hot-swapping capability and suitability for high input voltage applications with low-voltage rating switches. To make this configuration work properly, input voltage sharing (IVS) and output current sharing (OCS) should be ensured. According to power balance, if IVS is obtained, OCS can be achieved automatically.

There are many control strategies for ISOP converters. The common duty ratio control [1], [2] is simple, but IVS and OVS can be obtained only for well-matched modules. The charge control [3] is implemented by the feedforward input voltage to improve the dynamic response, but both the input voltages and the input currents need to be sensed. Three loop control [4]–[6] is employed for ISOP converters to realize equal sharing of the input voltage and the dynamic response of the output voltage. The master/slave control [7] and the uniform voltage distribution [8] are adopted for ISOP converters to realize IVS. The neighboring input voltages sharing method [9] is implemented for ISOP converters. The strategies in [2]–[9] allow the configuration to achieve IVS, but the input voltage of each module has to be sensed. Senseless current control [10], which gives the system a good dynamic response, is implemented for ISOP converters. This control strategy can

achieve a good dynamic response. By sensing the voltage over the output filter inductor, the output current is reconstructed. The cross-feedback output current control is proposed in [11]. With it power sharing can be achieved among the modules without sensing the input voltages.

Actually, these schemes [3]–[9] can be classified as input voltage control methods. The individual input voltages need to be sensed with many voltage sensors. When measuring high voltages, safety considerations are likely to demand galvanic isolation. Only high voltage sensors can be used under this condition. However, the current can be sensed by a Hall sensor, which is a kind of contact-less sensing method. This can avoid the electric isolation problem.

A control strategy, which provides a simple method for obtaining IVS by only measuring the difference in input currents between neighboring modules, is presented for ISOP DC-DC converters in this paper. A current sensor is only used for two-module ISOP systems. The number of sensors is reduced and there is no need to sense the input voltages. The principle behind the control strategy is analyzed and a 200W prototype is built for experimental evaluation.

## II. CONTROL STRATEGY FOR THE SYSTEM

### A. Main Circuit of Input-series-output-parallel Converters

Fig. 1 shows a schematic of an ISOP system comprising of  $n$  high frequency isolated dc-dc converter modules. In this configuration, the total input voltage  $v_{in}$  is divided by the input capacitors  $C_{d1}, C_{d2}, \dots, C_{dn}$ . As a result, the voltages  $v_{cd1}, v_{cd2}, \dots, v_{cdn}$ , working as individual input voltages for each module, are obtained. If  $v_{cd1}=v_{cd2}=\dots=v_{cdn}$ , then  $i_{o1}=i_{o2}=\dots=i_{on}$  can be obtained. On the other hand, if

Manuscript received Jun. 12, 2010; revised Oct. 6, 2011

Recommended for publication by Associate Editor Byung-Choi Choi.

<sup>†</sup> Corresponding Author: shadeshang@bit.edu.cn

Tel: +86-10-68918613, Beijing Institute of Technology

\* School of Automation, Beijing Institute of Technology, China




Fig. 1. ISOP connected n-high frequency isolated converter modules.




Fig. 2. the circuit of the input capacitors.

$i_{o1}=i_{o2}=\dots=i_{on}$ , then  $v_{cd1}=v_{cd2}=\dots=v_{cdn}$  can be obtained [10]. The basic objective of an ISOP converter is to share power among the constituent converters. In order to achieve power sharing, a dedicated control is necessary for sharing the input voltage or the output current among the modules.

### B. General Control Scheme

The equivalent circuit of Fig. 1 from the input side can be seen in Fig. 2. According to Kirchhoff's law, provided that  $C_{d1}=C_{d2}=\dots=C_{dn}=C$ , the following is obtained:

$$\begin{cases} i = i_1 + C \frac{dv_{cd1}}{dt} \\ i = i_2 + C \frac{dv_{cd2}}{dt} \\ \dots \\ i = i_n + C \frac{dv_{cdn}}{dt} \end{cases} \quad (1)$$

Therefore:

$$v_{cdj} - v_{cd(j+1)} = -\frac{1}{C} \int (i_j - i_{j+1}) dt \quad (2)$$

where  $j$  corresponds to the converter number. According to (2), the difference in the input voltages between neighboring




Fig. 3. the diagram of the proposed control strategy.

modules can be reconstructed by the difference in the input currents between them. The general control strategy for the ISOP converter is shown in Fig. 3.

The general control strategy for the system is shown in Fig. 3, where  $v_{ref}$  is a reference,  $v_{fb}$  is the feedback voltage signal, and the input current over each module is denoted as  $i_1, i_2, \dots, i_{n-1}, i_n$ .  $G_{vo}(s)$ , which guarantees the output voltage tracking of the voltage reference, is the compensator network of the output control loop.  $G_{cc}(s)$  is the compensator network of the input voltage sharing control loop, which causes the input voltage to be equally shared among the individual modules. Both  $G_{vo}(s)$  and  $G_{cc}(s)$  are PI regulators, which make the feedback of the output voltage track the output reference with zero errors. They also result in the input voltage being equally shared theoretically. From Fig. 3, the duty ratios of the individual modules can be expressed as follows:

$$\begin{cases} d_1 = d_v + d_{sh\_1} \\ d_2 = d_v + d_{sh\_2} - d_{sh\_1} \\ \dots \\ d_j = d_v + d_{sh\_j} - d_{sh\_j-1} \\ \dots \\ d_{n-1} = d_v + d_{sh\_n-1} - d_{sh\_n-2} \\ d_n = d_v - d_{sh\_n-1} \end{cases} \quad (3)$$

According to (2), if the input current  $i_j$  is smaller than  $i_{j+1}$ , the input voltage  $v_j$  becomes larger than  $v_{j+1}$ , where  $j$  is an arbitrary number of the module. Then the integration of  $i_j - i_{j+1}$  is smaller than 0. The output of the input voltage sharing compensator network  $d_{sh\_j}$  increases. According to (3), the duty ratio of module  $\#j$  increases, whereas the duty ratio of module  $\#j+1$  decreases. As a result, the input voltage  $v_j$  decreases while  $v_{j+1}$  increases. Then the input voltages of the neighboring modules are regulated to be equal. In this way, the input voltage is shared equally among all of the converters and a power balance of the modules is obtained. As can be seen, the input voltages can be reconstructed by the input currents and the electric isolation requirement is avoided.

## III. SIMULATION RESULTS AND EXPERIMENTS FOR A TWO-MODULE ISOP CONVERTER SYSTEM

### A. Two Module System of Proposed Control Strategy

A power circuit of the ISOP configuration is shown in Fig. 4. The schematic is made up of two full bridge dc-dc converters. In this configuration, the input voltage  $V_{in}$  is




Fig. 4. ISOP connected two full bridge dc-dc converters.





Fig. 5. Control strategy of the two modules.


divided by the input capacitors  $C_{d1}$  and  $C_{d2}$ . According to (2), the difference in the input voltage can be obtained by the integration of  $i_1 - i_2$ . As can be seen from Fig. 3, the current  $i_3$  is equal to  $i_1 - i_2$ . Therefore, only one current sensor and one voltage sensor for sensing the output voltage are needed to complete the control strategy. The implementation of the control strategy for the two ISOP connected full bridge dc-dc modules can be seen in Fig. 5. It should be pointed out that the control strategy is effective only when the two input dividing capacitors have almost the same capacitive value. Otherwise, (2) cannot be satisfied and IVS cannot be ensured.

### B. The Simulation Results of the Two Modules


The simulation result for the configuration is shown in Fig. 6. In order to test the effectiveness of the proposed control strategy, the turns-ratios of the two transformers are intentionally chosen to be different. The turns ratio for the transformer of module #1 is 9:1, while that for module #2 is 4.5:1. The rated input voltage  $V_{in}$  is 500V. The output voltage of the system is 20V. To test the effect of selecting different compensator networks, the system performance under different compensator networks can be analyzed. When the output voltage compensator and the input voltage compensator are selected as:  $G_{vo}(s)=2+30000/s$  and  $G_{cc}(s)=1+5000/s$ , the simulation results are as shown in Fig. 6 (a). As can be seen, the input voltage is not shared equally during the starting up process. However, IVS can be achieved finally and the system is stable under the steady state. When the output voltage compensator is kept unchanged and  $G_{cc}(s)=1.1+5500/s$ , the simulation results are as shown in Fig. 6 (b). As can be seen, the transient performance is improved, but individual input voltages begin to oscillate and the stability of the system is affected. When the output voltage compensator is kept unchanged and  $G_{cc}(s)=1.25+6250/s$ , the simulation results are as shown in Fig. 6 (c). As can be seen, the system is unstable. Therefore, the gain of the PI regulator for the input voltage sharing loop should be selected with appropriate proportional



(a)



(b)



(c)

Fig. 6. Simulation result with different  $G_{cc}(s)$ .

and integral coefficients. The system may become unstable with larger proportional and integral coefficients.

### C. Experiment Configuration for Proposed Control Strategy

The digital control is implemented in the experiment. A TMS320F2812 digital processor is chosen to generate PWM signals and control signals. In order to control the two phase-shift, the control system needs at least three pairs of complementary PWM signals. The phase-shift PWM signals are generated by the DSP. As shown in Fig. 7,  $CMPR_1$ ,  $CMPR_2$  and  $CMPR_3$ , which are the values of compare registers, are compared with a triangular carrier waveform to generate  $PWM_1$  and  $PWM_2$ ,  $PWM_3$  and  $PWM_4$ , and  $PWM_5$  and  $PWM_6$  individually. The values of the compare registers are updated once an underflow or period interrupt occurs in the DSP.

General-Purpose Timer 1 works in up and down counting modes. When General-Purpose Timer 1 is working in up counting mode:

$$CMPR_1 = 0, CMPR_2 = TP1 - d_1, CMPR_3 = TP1 - d_2 \quad (4)$$

while General-Purpose Timer 1 is working in down counting mode:

$$CMPR_1 = TP1, CMPR_2 = d_1, CMPR_3 = d_2 \quad (5)$$

where  $d_1$  and  $d_2$  are the inputs for generating duty cycles, respectively, as can be seen in Fig. 5.  $TP1$  is the value of Timer 1. As can be seen in Fig. 4 and Fig. 7, the switching of S1 and S5 are driven by  $PWM_1$ ; the switching of S3 and S7




Fig. 7. Schematic of digital PWM generation.




Fig. 8. Response of the input voltage when the system starts up.

are driven by  $PWM_2$ ; the switching of S2 is driven by  $PWM_4$ ; the switching of S4 is driven by  $PWM_3$ ; the switching of S8 is driven by  $PWM_5$ ; and the switching of S6 is driven by  $PWM_6$ .

#### D. Experiment Results

Fig. 8 to Fig. 11 show the experiment results of the proposed control strategy. The input voltage is 500V. The output voltage is 20V. The rated load is  $2\Omega$ . The main factor, which causes the mismatch of the modules, is the turns-ratio of the transformers. In order to verify the effectiveness of the control strategy, it should be noted that the turns-ratios of the two HF transformers are intentionally selected to be different. The turns-ratio of the transformer in module #1 is 9:1, while that in module #2 is 4.5:1. Fig. 8 shows the input voltages during starting up. Due to the mismatch of the two transformers, the input voltages of the two modules are not shared equally. Finally, with the proposed control strategy, the input voltage is shared equally between the two modules under the steady state.

Fig. 9 and Fig. 10 show the PWM signals and the primary voltages of the power transformers under the steady state. The input voltages are in proportion to the turns-ratios of the individual modules for the ISOP converter, when the duty ratios of all the modules are the same [6]. Therefore, the duty ratios of all the modules are in proportion to the turns-ratios,




Fig. 9. PWM signals of S1, S4, S5 and S8.




Fig. 10. Waveform of the primary voltages of the two transformers.

when the input voltages achieve equal sharing. As can be seen in Fig. 9 and Fig. 10, the duty ratio of module #1 is two times larger than that of module #2, because the ratio of the turns-ratios for the two transformers is approximately 2 to 1. Moreover, as can be seen in Fig. 10, the amplitudes of the two waveforms are equal, which illustrates that the input voltages of the two modules are shared equally.

Fig. 11 shows the individual input voltages and the filter inductor currents corresponding to the step change load. Despite the transients, the total input voltage can be shared equally fairly well. The output current can be shared when the input voltage is shared for the ISOP converter [4].

#### IV. CONCLUSIONS

A control strategy for ISOP converters with power balance is proposed. The input voltage difference can be reconstructed by calculating the difference in the input current for neighboring modules, which simplifies the design and lowers the cost. The problem of electric isolation is avoided when measuring the input voltages. The control strategy is suitable for two modules and for multiple modules. The effectiveness of the novel control strategy is verified by means of a 200W prototype.

#### ACKNOWLEDGMENT

This work was supported by the National Nature Science Foundation of China (Grant No.50807005), the Excellent




Fig. 11. Individual input voltages and output filter inductor currents of during the step change load.

Young Scholars Research Fund of the Beijing Institute of Technology (2010), the Key Laboratory of Complex System Intelligent Control and Decision (Beijing Institute of Technology), the Ministry of Education and the State Key Laboratory of Advanced Welding and Joining (Grant No. AWPT-M03-2010).

#### REFERENCES

- [1] R. Giri, V. Choudhary, R. Ayyanar, and N. Mohan, "Common duty ratio control of input-series connected modular DC-DC converters with active input voltage and load-current sharing", *IEEE Trans. Ind. Appl.*, Vol. 42, No. 4, pp. 1101-1111, Jul/Aug. 2006.
- [2] V. Choudhary, E. Ledezma, R. Ayyanar, and R. M. Button, "Fault tolerant circuit topology and control method for input-series and output-parallel modular DC-DC converters", *IEEE Trans. Power. Electron.*, Vol. 23, No. 1, pp. 402-411, Jan. 2008.
- [3] J. W. Kim, J. S. You, and B. H. Cho, "Modeling, control, and design of input-series-output-parallel-connected converter for high-speed-train power system," *IEEE Trans. Ind. Electron.*, Vol. 48, No. 3, pp. 534-544, Jun. 2001.
- [4] R. Ayyanar, R. Giri, and N. Mohan, "Active input-voltage and load-current sharing in input-series and output-parallel connected modular DC-DC converters using dynamic input-voltage reference scheme," *IEEE Trans. Power. Electron.*, Vol. 19, No. 6, pp. 1462-1473, Nov. 2004.
- [5] X. Ruan, W. Chen, L. Cheng, C. K. Tse, H. Yan, and T. Zhang, "Control strategy for input-series-output-parallel converters," *IEEE Trans. Ind. Electron.*, Vol. 56, No. 4, pp. 1174-1185, Apr. 2009.
- [6] S. P. Natarajan and T. S. Ananadhi, "Control of input series output parallel connected DC-DC converters," *Journal of Power Electronics*, Vol. 17, No. 3, pp.265-270, Jul. 2007.
- [7] P. J. Grbovic, "Master/slave control of input-series-and output-parallel-connected converters: concept for low-cost high-voltage auxiliary power supplies," *IEEE Trans. Power Electron.*, Vol. 24, No. 2, pp. 316-328, Feb. 2009.
- [8] K. Siri, M. Willhoff, and K. Conner, "Uniform voltage distribution control for series connected DC-DC converters," *IEEE Trans. Power Electron.*, Vol. 22, No. 4, pp. 1269-1279, Jul. 2007.
- [9] D. Sha, Z. Guo, and X. Liao, "Digital control strategy for input-series-output-parallel modular dc/dc converters," *Journal of Power Electronics*, Vol. 10, No. 3, pp. 245-250, May 2010.
- [10] J. W. Kimball, J. T. Mossoba, and P. T. Krein, "A stabilizing, high performance controller for input-series-output parallel converters," *IEEE Trans. Power Electron.*, Vol. 23, No. 3, pp. 1416-1427, May 2008.
- [11] D. Sha, Z. Guo, and X. Liao, "Cross-feedback output-current-sharing control for input-series-output-parallel modular DC-DC converters," *IEEE Trans. Power Electron.*, Vol. 25, No. 11, pp. 2762-2771, Nov. 2010.



**Zhiqiang Guo** was born in 1985. He received his B.S. in Automation from the Hebei University of Technology, Tianjin, China, in 2008. He is now pursuing his Ph.D. in Electrical Automation at the Beijing Institute of Technology (BIT). His current research interests are in the areas of modeling and control of power electronics converters.



**Deshang Sha** was born in 1977. He received his B.S. from the Luoyang Institute of Technology, Luoyang, China, in 1998, his M.S. from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2001, and his Ph.D. from the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China, in 2005, all in Electrical Engineering. From 2005 to 2007, he worked as the Head and Chief Engineer of the Fully-digitalized Welding Machine Research Team of the Time Group Company. Since 2008, he has been with the School of Automation, Beijing Institute of Technology (BIT), where he is currently an Associate Professor. He was selected as one of the Excellent Young Scholars at BIT, in 2010. His current research interests include high frequency power converters, the digital control of power electronics and renewable energy power generation systems.



**Xiaozhong Liao** was born in China, in 1962. She received her B.S. and M.S. in Electrical Engineering from Tianjin University, Tianjin, China, in 1982 and 1984, respectively, and her Ph.D. in Control Sciences and Engineering from the Beijing Institute of Technology (BIT), Beijing, China, in 2004. She was a Visiting Researcher in the Department of Electrical and Electronic Engineering, University of Central Lancashire, Preston, U.K. from 1995 to 1996. She is now an Associate Dean and a Full Professor in the School of Automation, Beijing Institute of Technology. Her current research interests are in the fields of power electronics, motor drives and renewable energy power conversion.