A virtual space vector modulation strategy for suppressing common‑mode voltage in dual‑output T‑type three‑level converters
Vol. 24, No. 8, pp. 1189-1200, Aug. 2024
10.1007/s43236-024-00800-w
-
Common-mode voltage suppression Dual-output converter Switching sequence optimization Virtual Space Vector
Abstract
Statistics
Show / Hide Statistics
Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
R. Wang, Y. Gao, X. Wu, X. Wang, "A virtual space vector modulation strategy for suppressing common‑mode voltage in dual‑output T‑type three‑level converters," Journal of Power Electronics, vol. 24, no. 8, pp. 1189-1200, 2024. DOI: 10.1007/s43236-024-00800-w.
[ACM Style]
Rutian Wang, Yue Gao, Xuedong Wu, and Xiuyun Wang. 2024. A virtual space vector modulation strategy for suppressing common‑mode voltage in dual‑output T‑type three‑level converters. Journal of Power Electronics, 24, 8, (2024), 1189-1200. DOI: 10.1007/s43236-024-00800-w.