Virtual space vector PWM with reduced CMV for three‑level inverters under unbalanced DC‑links

Xiang Wu; Yuyang Zhang; Songyang Cao; Shiyuan Liu; Shuo Chen; Zhixun Ma; Yaofei Han

Virtual space vector PWM with reduced CMV for three‑level inverters under unbalanced DC‑links

Vol. 25, No. 4, pp. 654-665, Apr. 2025

10.1007/s43236-024-00923-0

Common-mode voltage

Three-level inverters

Virtual space vector PWM

Abstract

In this paper, a virtual space vector pulse width modulation (VSVPWM) scheme with reduced common-mode voltage (CMV) for three-level inverters under unbalanced DC links is studied. The virtual space vectors (VSVs) under unbalanced DC links, which do not charge or discharge the neutral point of the DC links, are constructed by basic space vectors with reduced CMV. The implementation of the proposed VSVPWM and asymmetric control of the DC-links are studied. When compared with the existing methods, the control accuracy of the unbalanced degree is improved. In addition, the proposed VSVPWM method results in a 35.4% reduction in the peak-to-peak of CMV relative to the conventional VSVPWM. In addition, it can obtain a smaller CMV in comparison with the existing CMV reduction method when the modulation index is smaller than 2/3. Simulation and experimental results indicate the effectiveness and advantages of the proposed scheme.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

X. Wu, Y. Zhang, S. Cao, S. Liu, S. Chen, Z. Ma, Y. Han, "Virtual space vector PWM with reduced CMV for three‑level inverters under unbalanced DC‑links," Journal of Power Electronics, vol. 25, no. 4, pp. 654-665, 2025. DOI: 10.1007/s43236-024-00923-0.

[ACM Style]

Xiang Wu, Yuyang Zhang, Songyang Cao, Shiyuan Liu, Shuo Chen, Zhixun Ma, and Yaofei Han. 2025. Virtual space vector PWM with reduced CMV for three‑level inverters under unbalanced DC‑links. Journal of Power Electronics, 25, 4, (2025), 654-665. DOI: 10.1007/s43236-024-00923-0.