Enhanced second/third‑order hybrid generalized integrator phase‑locked loops with linear active disturbance rejection control

Wei Luo; Hongyi Zhang; Yue Lian

Enhanced second/third‑order hybrid generalized integrator phase‑locked loops with linear active disturbance rejection control

Wei Luo

Hongyi Zhang

Yue Lian

Vol. 25, No. 7, pp. 1284-1294, Jul. 2025

10.1007/s43236-024-00974-3

Non-ideal grid

Second/third-order hybrid generalized integrator

Linear active disturbance rejection control

DC component suppression

Abstract

Second-order generalized integrator phase-locked loops are widely used in grid-connected inverters. However, the presence of DC offset in the grid voltage can lead to insufficient filtering, causing fluctuations in the input signal detection. To address this challenge, this paper introduces an improved second/third-order hybrid generalized integrator structure. This enhanced design separates positive and negative sequence voltages and includes a DC component suppression module, enhancing the ability of the phase-locked loop to suppress DC voltage offset and ensure accurate locking of the grid voltage phase. Moreover, the proposed PLL incorporates linear active disturbance rejection control (LADRC) instead of the traditional PI control loop. This modification provides stronger anti-interference capabilities and effectively combats nonlinear disturbances without requiring an accurate model, making it suitable for non-ideal grid conditions. Simulations and experimental studies conducted on MATLAB and dSPACE platforms confirm that the proposed PLL effectively filters out DC components under non-ideal grid conditions and exhibits both excellent anti-interference performance and rapid dynamic response due to the application of LADRC.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

W. Luo, H. Zhang, Y. Lian, "Enhanced second/third‑order hybrid generalized integrator phase‑locked loops with linear active disturbance rejection control," Journal of Power Electronics, vol. 25, no. 7, pp. 1284-1294, 2025. DOI: 10.1007/s43236-024-00974-3.

[ACM Style]

Wei Luo, Hongyi Zhang, and Yue Lian. 2025. Enhanced second/third‑order hybrid generalized integrator phase‑locked loops with linear active disturbance rejection control. Journal of Power Electronics, 25, 7, (2025), 1284-1294. DOI: 10.1007/s43236-024-00974-3.