First-order Generalized Integrator Based Frequency Locked Loop and Synchronization for Three-Phase Grid-connected Converters under Adverse Grid Conditions

This paper presents an alternative frequency adaptive grid synchronization technique named HDN-FLL, which can accurately extract the fundamental positive- and negative-sequence components and interested harmonics in adverse three-phase grid voltage. The HDN-FLL is based on the harmonic decoupling network (HDN) consisting of multiple first order complex vector filters (FOCVF) with a frequency-locked loop (FLL), which makes the system frequency adaptive. The stability of the proposed FLL is strictly verified to be global asymptotically stable. In addition, the linearization and parameters tuning of the FLL is also discussed. The structure of the HDN has been widely used as a prefilter in grid synchronization techniques. However, the stability of the general HDN is seldom discussed. In this paper, the transfer function expression of the general HDN is deduced and its stability is verified by the root locus method. To show the advantages of the HDN-FLL, a simulation comparison with other gird synchronization methods is carried out. Experimental results verify the excellent performance of the proposed synchronization method.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

Z. Luo, M. Su, Y. Sun, Z. Liu, M. Dong, "First-order Generalized Integrator Based Frequency Locked Loop and Synchronization for Three-Phase Grid-connected Converters under Adverse Grid Conditions," Journal of Power Electronics, vol. 16, no. 5, pp. 1939-1949, 2016. DOI: 10.6113/JPE.2016.16.5.1939.

[ACM Style]

Zhaoxu Luo, Mei Su, Yao Sun, Zhangjie Liu, and Mi Dong. 2016. First-order Generalized Integrator Based Frequency Locked Loop and Synchronization for Three-Phase Grid-connected Converters under Adverse Grid Conditions. Journal of Power Electronics, 16, 5, (2016), 1939-1949. DOI: 10.6113/JPE.2016.16.5.1939.