Quick Diagnosis of Short Circuit Faults in Cascaded H-Bridge Multilevel Inverters using FPGA


Vol. 17, No. 1, pp. 56-66, Jan. 2017
10.6113/JPE.2019.17.1.56


PDF    

 Abstract

Fast and accurate fault detection is the primary step and one of the most important tasks in fault tolerant converters. In this paper, a fast and simple method is proposed to detect and diagnosis the faulty cell in a cascaded H-bridge multilevel inverter under a short circuit fault. In this method, the reference voltage is calculated using switching control pulses and DC-Link voltages. The comparison result of the output voltage and the reference voltage is used in conjunction with active cell pulses to detect the faulty cell. To achieve this goal, the cell which is active when the Fault signal turns to “0” is detected as the faulty cell. Furthermore, consideration of generating the active cell pulses is completely described. Since the main advantage of this method is its simplicity, it can be easily implemented in a programmable digital device. Experimental results obtained with an 11-level inverter prototype confirm the effectiveness of the proposed fault detection technique. In addition, they show that the diagnosis method is unaffected by variations of the modulation index.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

S. Ouni, M. R. Zolghadri, J. Rodriguez, M. Shahbazi, H. Oraee, P. Lezana, A. U. Schmeisser, "Quick Diagnosis of Short Circuit Faults in Cascaded H-Bridge Multilevel Inverters using FPGA," Journal of Power Electronics, vol. 17, no. 1, pp. 56-66, 2017. DOI: 10.6113/JPE.2019.17.1.56.

[ACM Style]

Saeed Ouni, Mohammad Reza Zolghadri, Jose Rodriguez, Mahmoud Shahbazi, Hashem Oraee, Pablo Lezana, and Andres Ulloa Schmeisser. 2017. Quick Diagnosis of Short Circuit Faults in Cascaded H-Bridge Multilevel Inverters using FPGA. Journal of Power Electronics, 17, 1, (2017), 56-66. DOI: 10.6113/JPE.2019.17.1.56.