Submodule Level Distributed Maximum Power Point Tracking PV Optimizer with an Integrated Architecture


Vol. 17, No. 5, pp. 1308-1316, Sep. 2017
10.6113/JPE.2019.17.5.1308


PDF    

 Abstract

The distributed maximum power point tracking (DMPPT) concept is widely adopted in photovoltaic systems to avoid mismatch loss. However, the high cost and complexity of DMPPT hinder its further promotion in practice. Based on the concept of DMPPT, this paper presents an integrated submodule level half-bridge stack structure along with an optimal current point tracking (OCPT) control algorithm. In this full power processing integrated solution, the number of power switches and passive components is greatly reduced. On the other hand, only one current sensor and its related AD unit are needed to perform the ideal maximum power generation for all of the PV submodules in any irradiance case. The proposal can totally eliminate different small-scaled mismatch effects in real-word condition and the true maximum power point of each PV submodule can be achieved. As a result, the ideal maximum power output of the whole PV system can be achieved. Compared with current solutions, the proposal further develops the integration level of submodule DMPPT solutions with a lower cost and a smaller size. Moreover, the individual MPPT tracking for all of the submodules are guaranteed.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

F. Wang, T. Zhu, F. Zhuo, H. Yi, S. Shi, "Submodule Level Distributed Maximum Power Point Tracking PV Optimizer with an Integrated Architecture," Journal of Power Electronics, vol. 17, no. 5, pp. 1308-1316, 2017. DOI: 10.6113/JPE.2019.17.5.1308.

[ACM Style]

Feng Wang, Tianhua Zhu, Fang Zhuo, Hao Yi, and Shuhuai Shi. 2017. Submodule Level Distributed Maximum Power Point Tracking PV Optimizer with an Integrated Architecture. Journal of Power Electronics, 17, 5, (2017), 1308-1316. DOI: 10.6113/JPE.2019.17.5.1308.