Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter

R. Nagarajan; M. Saravanan

Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter

R. Nagarajan

M. Saravanan

Vol. 14, No. 1, pp. 48-60, Jan. 2014

10.6113/JPE.2014.14.1.48

Modulation Index (MI)

Unipolar Sinusoidal Pulse Width Modulation (USPWM)

Saw Tooth Multicarrier USPWM (STMC USPWM)

Total harmonic distortion (THD)

Triangular Multicarrier USPWM (TMC USPWM)

Unipolar Sine Multicarrier USPWM (USMC USPWM)

PDF

Abstract

Multilevel inverters have been widely used for high-voltage and high-power applications. Their performance is greatly superior to that of conventional two-level inverters due to their reduced total harmonic distortion (THD), lower switch ratings, lower electromagnetic interference, and higher dc link voltages. However, they have some disadvantages such as an increased number of components, a complex pulse width modulation control method, and a voltage-balancing problem. In this paper, a novel nine-level reduced switch cascaded multilevel inverter based on a multilevel DC link (MLDCL) inverter topology with reduced switching components is proposed to improve the multilevel inverter performance by compensating the above mentioned disadvantages. This topology requires fewer components when compared to diode clamped, flying capacitor and cascaded inverters and it requires fewer carrier signals and gate drives. Therefore, the overall cost and circuit complexity are greatly reduced. This paper presents modulation methods by a novel reference and multicarrier based PWM schemes for reduced switch cascaded multilevel inverters (RSCMLI). It also compares the performance of the proposed scheme with that of conventional cascaded multilevel inverters (CCMLI). Simulation results from MATLAB/SIMULINK are presented to verify the performance of the nine-level RSCMLI. Finally, a prototype of the nine-level RSCMLI topology is built and tested to show the performance of the inverter through experimental results.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

R. Nagarajan and M. Saravanan, "Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter," Journal of Power Electronics, vol. 14, no. 1, pp. 48-60, 2014. DOI: 10.6113/JPE.2014.14.1.48.

[ACM Style]

R. Nagarajan and M. Saravanan. 2014. Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter. Journal of Power Electronics, 14, 1, (2014), 48-60. DOI: 10.6113/JPE.2014.14.1.48.