Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA
Vol. 14, No. 3, pp. 488-498, May 2014
10.6113/JPE.2014.14.3.488
-
Field-Programmable Gate Array (FPGA) Multilevel inverter Pulse-width modulation Total harmonic distortion (THD)
Abstract
Statistics
Show / Hide Statistics
Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
W. A. Halim, N. A. Rahim, M. Azri, "Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA," Journal of Power Electronics, vol. 14, no. 3, pp. 488-498, 2014. DOI: 10.6113/JPE.2014.14.3.488.
[ACM Style]
Wahidah Abd. Halim, Nasrudin Abd. Rahim, and Maaspaliza Azri. 2014. Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA. Journal of Power Electronics, 14, 3, (2014), 488-498. DOI: 10.6113/JPE.2014.14.3.488.