A Novel Single Phase Synchronous Reference Frame Phase-Locked Loop with a Constant Zero Orthogonal Component

Ming Li; Yue Wang; Xiong Fang; Yuan Gao; Zhaoan Wang

A Novel Single Phase Synchronous Reference Frame Phase-Locked Loop with a Constant Zero Orthogonal Component

Vol. 14, No. 6, pp. 1334-1344, Nov. 2014

10.6113/JPE.2014.14.6.1334

Conjugate rotating vector pair

Phase-locked loop

Single phase phase-locked loop

Synchronization

PDF

Abstract

A novel single phase Phase-Locked Loop (PLL) is proposed in this paper to accurately and rapidly estimate the instantaneousphase angle of a grid. A conjugate rotating vector pair is proposed and defined to synthesize the single phase signal in the stationaryreference frame. With this concept, the proposed PLL innovatively sets one phase input of the PARK transformation to a constantzero. By means of a proper cancellation, a zero steady state phase angle estimation error can be achieved, even under magnitude andfrequency variations. The proposed PLL structure is presented together with guidelines for parameters adjustment. The performanceof the proposed PLL is verified by comprehensive experiments. Satisfactory phase angle estimation can be achieved within one inputsignal cycle, and the estimation error can be totally eliminated in four input cycles for the most severe conditions.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

M. Li, Y. Wang, X. Fang, Y. Gao, Z. Wang, "A Novel Single Phase Synchronous Reference Frame Phase-Locked Loop with a Constant Zero Orthogonal Component," Journal of Power Electronics, vol. 14, no. 6, pp. 1334-1344, 2014. DOI: 10.6113/JPE.2014.14.6.1334.

[ACM Style]

Ming Li, Yue Wang, Xiong Fang, Yuan Gao, and Zhaoan Wang. 2014. A Novel Single Phase Synchronous Reference Frame Phase-Locked Loop with a Constant Zero Orthogonal Component. Journal of Power Electronics, 14, 6, (2014), 1334-1344. DOI: 10.6113/JPE.2014.14.6.1334.