A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter

Mahrous Ahmed; Essam Hendawi

A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter

Mahrous Ahmed

Essam Hendawi

Vol. 16, No. 4, pp. 1504-1512, Jul. 2016

10.6113/JPE.2016.16.4.1504

Cascaded multilevel inverter

DSPIC microcontroller

MLDC link inverter

SHE

SPWM

PDF

Abstract

This paper presents a new single-phase asymmetrical cascaded multilevel DC-link inverter. The proposed inverter comprises two stages. The main stage of the inverter consists of multiple similar cells, each of which is a half-bridge inverter consisting of two switches and a single DC source. All cells are connected in a cascaded manner with a fixed neutral point. The DC source values are not made equal to increase the performance of the inverter. The second circuit is a folded cascaded H-bridge circuit operating at a line frequency. One of the main advantages of this proposed topology is that it is a modular type and can thus be extended to high stages without changing the configuration of the main stage circuit. Two control schemes, namely, low switching with selective harmonic elimination and sinusoidal pulse width modulation, are employed to validate the proposed topology. The detailed approach of each control scheme and switching pulses are discussed in detail. A 150W prototype of the proposed system is implemented in the laboratory to verify the validity of the proposed topology.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

M. Ahmed and E. Hendawi, "A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter," Journal of Power Electronics, vol. 16, no. 4, pp. 1504-1512, 2016. DOI: 10.6113/JPE.2016.16.4.1504.

[ACM Style]

Mahrous Ahmed and Essam Hendawi. 2016. A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter. Journal of Power Electronics, 16, 4, (2016), 1504-1512. DOI: 10.6113/JPE.2016.16.4.1504.