Design of a Cascaded H-Bridge Multilevel Inverter Based on Power Electronics Building Blocks and Control for High Performance
Vol. 10, No. 3, pp. 262-269, May 2010
![](https://d2kjln74dkk4oj.cloudfront.net/img/ft_doi.png)
-
Cascaded H-bridge multilevel inverter PEBB PWM synchronization Unbalance three-phase control Voltage delay
Abstract
Statistics
Show / Hide Statistics
Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
Y. Park, H. Ryu, H. Lee, M. Jung, S. Lee, "Design of a Cascaded H-Bridge Multilevel Inverter Based on Power Electronics Building Blocks and Control for High Performance," Journal of Power Electronics, vol. 10, no. 3, pp. 262-269, 2010. DOI: 10.6113/JPE.2010.10.3.262.
[ACM Style]
Young-Min Park, Han-Seong Ryu, Hyun-Won Lee, Myung-Gil Jung, and Se-Hyun Lee. 2010. Design of a Cascaded H-Bridge Multilevel Inverter Based on Power Electronics Building Blocks and Control for High Performance. Journal of Power Electronics, 10, 3, (2010), 262-269. DOI: 10.6113/JPE.2010.10.3.262.