Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters


Vol. 12, No. 4, pp. 548-558, Jul. 2012
10.6113/JPE.2012.12.4.548


PDF    

 Abstract

In this paper, a novel offset-based single-state pulse width modulation (PWM) method for achieving zero common-mode voltage (CMV) and reducing switching losses in multilevel inverters is presented. The specific active switching state of the zero common-mode (ZCM) voltage that approximates the reference voltage can be deduced from the switching state sequence of the reduced CMV phase disposition PWM (CMV PD PWM) method. From the reference leg voltages for the zero common-mode voltage, an N-to-2-level transformation defines a virtual two-level inverter and the corresponding nominal leg voltage references. The commutation process of the reduced CMV PD PWM method in a multilevel inverter and its outputs can be simply followed in a nominal switching time diagram for the virtual inverter. The characteristics of the reduced CMV PD PWM and the single-state PWM for zero common-mode voltage are analyzed in detail in this paper. The theoretical analysis of the proposed PWM method is verified by experimental results.


 Statistics
Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.



Cite this article

[IEEE Style]

N. Nguyen, H. Quach, H. Lee, "Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters," Journal of Power Electronics, vol. 12, no. 4, pp. 548-558, 2012. DOI: 10.6113/JPE.2012.12.4.548.

[ACM Style]

Nho-Van Nguyen, Hai-Thanh Quach, and Hong-Hee Lee. 2012. Novel Single-State PWM Technique for Common-Mode Voltage Elimination in Multilevel Inverters. Journal of Power Electronics, 12, 4, (2012), 548-558. DOI: 10.6113/JPE.2012.12.4.548.