Implementation of a No Pulse Competition CPS-SPWM Technique Based on the Concentrated Control for Cascaded Multilevel DSTATCOMs

Yue Wang; Kun Yang; Guozhu Chen

Implementation of a No Pulse Competition CPS-SPWM Technique Based on the Concentrated Control for Cascaded Multilevel DSTATCOMs

Yue Wang

Kun Yang

Guozhu Chen

Vol. 14, No. 6, pp. 1139-1146, Nov. 2014

10.6113/JPE.2014.14.6.1139

Cascaded DSTATCOM

Concentrated control system

CPS-SPWM

FPGA

Pulse competition elimination

PDF

Abstract

Digital signal processor (DSP) and field programmable gate array (FPGA) based concentrated control systems are designed forimplementing CPS-SPWM strategies. The self-defined universal asynchronous receiver/transmitter (UART) protocol is used forcommunication between a master controller and an individual module controller via high speed links. Aimed at undesired pulsecompetition, this paper analyzes its generation mechanism and presents a new method for eliminating competition pulses with notime delay. Finally, the proposed concentrated controller is applied to a 10kV/10MVar distribution static synchronous compensator(DSTATCOM) industrial prototype. Experimental results show the accuracy and reliability of the concentrated controller, and verifythe superiority of the proposed elimination method for competition pulses.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

Y. Wang, K. Yang, G. Chen, "Implementation of a No Pulse Competition CPS-SPWM Technique Based on the Concentrated Control for Cascaded Multilevel DSTATCOMs," Journal of Power Electronics, vol. 14, no. 6, pp. 1139-1146, 2014. DOI: 10.6113/JPE.2014.14.6.1139.

[ACM Style]

Yue Wang, Kun Yang, and Guozhu Chen. 2014. Implementation of a No Pulse Competition CPS-SPWM Technique Based on the Concentrated Control for Cascaded Multilevel DSTATCOMs. Journal of Power Electronics, 14, 6, (2014), 1139-1146. DOI: 10.6113/JPE.2014.14.6.1139.