An FPGA-Based Modified Adaptive PID Controller for DC/DC Buck Converters

Ling Lv; Changyuan Chang; Zhiqi Zhou; Yubo Yuan

An FPGA-Based Modified Adaptive PID Controller for DC/DC Buck Converters

Vol. 15, No. 2, pp. 346-355, Mar. 2015

10.6113/JPE.2015.15.2.346

Dynamic performance

FPGA

MA-PID

Steady-state deviation

PDF

Abstract

On the basis of the conventional PID control algorithm, a modified adaptive PID (MA-PID) control algorithm is presented toimprove the steady-state and dynamic performance of closed-loop systems. The proposed method has a straightforward structurewithout excessively increasing the complexity and cost. It can adaptively adjust the values of the control parameters (Kp, Ki and Kd)by following a new control law. Simulation results show that the line transient response of the MA-PID is better than that of theadaptive digital PID because the differential coefficient Kd is introduced to changes. In addition, experimental results based on aFPGA indicate that the MA-PID control algorithm reduces the recovery time by 62.5% in response to a 1V line transient, 50% inresponse to a 500mA load transient, and 23.6% in response to a steady-state deviation, when compared with the conventional PIDcontrol algorithm.

Statistics

Show / Hide Statistics

Cumulative Counts from September 30th, 2019
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.

Cite this article

[IEEE Style]

L. Lv, C. Chang, Z. Zhou, Y. Yuan, "An FPGA-Based Modified Adaptive PID Controller for DC/DC Buck Converters," Journal of Power Electronics, vol. 15, no. 2, pp. 346-355, 2015. DOI: 10.6113/JPE.2015.15.2.346.

[ACM Style]

Ling Lv, Changyuan Chang, Zhiqi Zhou, and Yubo Yuan. 2015. An FPGA-Based Modified Adaptive PID Controller for DC/DC Buck Converters. Journal of Power Electronics, 15, 2, (2015), 346-355. DOI: 10.6113/JPE.2015.15.2.346.